Computer and microprocessor control units that are inaccessible from the internet
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/16
G06F-007/04
출원번호
UP-0663911
(2003-09-17)
등록번호
US-7814233
(2010-11-01)
발명자
/ 주소
Ellis, Frampton E.
대리인 / 주소
DLA Piper LLP US
인용정보
피인용 횟수 :
32인용 특허 :
123
초록▼
A computer configured for a connection to a network of computers including the Internet, comprising: a microchip including a microprocessor including a master control unit configured using hardware and firmware, and two processing units; an internal hardware firewall that is located between a protec
A computer configured for a connection to a network of computers including the Internet, comprising: a microchip including a microprocessor including a master control unit configured using hardware and firmware, and two processing units; an internal hardware firewall that is located between a protected portion and an unprotected portion of the microchip; said protected portion including said master control unit and one of the processing units, said unprotected portion including one or more of the processing units that are separate from and located outside of the internal hardware firewall; said hardware firewall denying access to said protected portion by the network; and said hardware firewall permitting access by another computer in the network to one or more of the processing units included in the unprotected portion for an operation with said another computer in the network; and an active configuration of a circuit integrated into the microchip.
대표청구항▼
I claim: 1. A personal computer configured for a connection to a network of computers including the Internet, comprising: a microchip including a microprocessor, the microprocessor including a master control unit that is configured using hardware and firmware, and at least two processing units; the
I claim: 1. A personal computer configured for a connection to a network of computers including the Internet, comprising: a microchip including a microprocessor, the microprocessor including a master control unit that is configured using hardware and firmware, and at least two processing units; the master control unit of the microprocessor being further configured to allow a user of the personal computer to control the processing units of the microprocessor; an internal hardware firewall that is located between a protected portion of the microchip and an unprotected portion of the microchip; said protected portion of the microchip including at least said master control unit of the microprocessor and at least one of the processing units of the microprocessor, said unprotected portion of the microchip including one or more of the processing units of the microprocessor, said one or more unprotected processing units being separate from and located outside of said internal hardware firewall; said hardware firewall denying access to said protected portion of the microchip by a network including the Internet when the personal computer is connected to the network including the Internet; and said hardware firewall permitting access by another computer in the network including the Internet to said one or more of the processing units included in the unprotected portion of the microchip for an operation with said another computer in the network including the Internet when the personal computer is connected to the network including the Internet; and an active configuration of a circuit integrated into the microchip. 2. The personal computer of claim 1, wherein said protected portion of the microchip includes a non-volatile memory. 3. The personal computer of claim 2, wherein the internal hardware firewall is configured using firmware. 4. The personal computer of claim 2, wherein said unprotected portion of the microchip includes a volatile memory. 5. The personal computer of claim 2, wherein the active configuration is provided by the use of field-programmable gate arrays (FPGAs). 6. The personal computer of claim 2, wherein the active configuration is provided by the use of a micro electromechanical system (MEMS). 7. The personal computer of claim 2, wherein the active configuration is used to configure said firewall. 8. The personal computer of claim 7, wherein the active configuration of the firewall is provided by the use of field-programmable gate arrays (FPGAs). 9. The personal computer of claim 2, wherein the master control unit is configured to control access to the unprotected portion of the microchip by the network including the Internet for said operation when the computer is connected to the network including the Internet. 10. The personal computer of claim 2, wherein the personal computer includes one or more of a telephone, a radio, a pager, a handheld personal digital assistant, a wearable computer, a digital signal processor, an entertainment device, a game, a videocam, an optical data recording device, a camera, a household electronic device, a business electronic device, and an automobile. 11. The personal computer of claim 2, wherein the network connection includes a direct wireless connection to the another computer. 12. The personal computer of claim 2, said unprotected portion of the microchip includes non-volatile memory. 13. The personal computer of claim 2, wherein said unprotected portion of the microchip further includes a network communications component. 14. The personal computer of claim 2, wherein said protected portion of the microchip further includes a flash memory component. 15. The personal computer of claim 14, wherein the flash memory component includes a BIOS (basic input/output system) of the personal computer. 16. The personal computer of claim 2, wherein said unprotected portion of the microchip further includes a sound component of the personal computer. 17. The personal computer of claim 2, wherein said unprotected portion of the microchip further includes a graphics component of the personal computer. 18. The personal computer of claim 2, wherein said unprotected portion of the microchip further includes a video processing component of the personal computer. 19. The personal computer of claim 2, wherein said unprotected portion of the microchip further includes an analog component of the personal computer. 20. The personal computer of claim 2, wherein said unprotected portion of the microchip further includes a modem component of the personal computer. 21. The personal computer of claim 2, wherein said unprotected portion of the microchip includes at least four or eight or 16 or 64 or 128 or 256 or 512 or 1024 of said processing units of the microprocessor. 22. The personal computer of claim 1, wherein the protected portion of the microchip is temporarily inaccessible from the network when the computer is connected to the network. 23. The personal computer of claim 1, wherein the protected portion of the microchip is permanently inaccessible from the network when the computer is connected to the network. 24. The personal computer of claim 2, wherein the internal hardware firewall has default settings that protect the personal computer from access from the Internet, but with the capability for a user of the personal computer to override the default settings. 25. The personal computer of claim 2, wherein the configuration of the internal hardware firewall is controlled by a network administrator in a local network. 26. A microchip configured for a connection to a network of computers including the Internet, comprising: a microprocessor, the microprocessor including a master control unit that is configured using hardware and firmware, and at least two processing units; the master control unit of the microprocessor being further configured to allow a user of the computer to control the processing units of the microprocessor; an internal hardware firewall that is located between a protected portion of the microchip and an unprotected portion of the microchip; said protected portion of the microchip including at least said master control unit of the microprocessor and at least one of the processing units of the microprocessor, said unprotected portion of the microchip including one or more of the processing units of the microprocessor, said one or more unprotected processing units being separate from and located outside of said internal hardware firewall; said hardware firewall denying access to said protected portion of the microchip by a network including the Internet when the computer is connected to the network including the Internet; and said hardware firewall permitting access by another computer in the network including the Internet to said one or more of the processing units included in the unprotected portion of the microchip for an operation with said another computer in the network including the Internet when the computer is connected to the network including the Internet; and an active configuration of a circuit integrated into the microchip. 27. The microchip of claim 26, wherein said protected portion of the microchip includes a non-volatile memory. 28. The microchip of claim 26, wherein the configuration of the internal hardware firewall is controlled by a network administrator in a local network.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (123)
Nielsen Keith E. (Redondo Beach CA), Active energy control for diode pumped laser systems using pulsewidth modulation.
Benkeser Donald E. (Naperville IL) Cyr Joseph B. (Aurora IL) Greenberg Albert G. (Millburn NJ) Wright Paul E. (Basking Ridge NJ), Adaptive job scheduling for multiprocessing systems with master and slave processors executing tasks with opposite antic.
Bonneau ; Jr. Walt C. (Missouri City TX) Guttag Karl (Missouri City TX) Gove Robert (Dallas TX), Architecture of a chip having multiple processors and multiple memories.
Russell David S. (Minneapolis MN) Fischer Larry G. (Waseca MN) Wala Philip M. (Waseca MN) Ratliff Charles R. (Crystal Lake IL) Brennan Jeffrey (Waseca MN), Cellular communications system with centralized base stations and distributed antenna units.
Naedel Richard G. (Rockville MD) Harris David B. (Columbia MD) Uehling Mark (Bowie MD), Chassis and personal computer for severe environment embedded applications.
Berkowitz David B. (Palo Alto CA) Hao Ming C. (Los Altos CA) Lieu Hung C. (Santa Clara CA) Snow Franklin D. (Saratoga CA), Collaborative computing system using pseudo server process to allow input from different server processes individually a.
Sumimoto Shinji (Kawasaki JPX), Computer resource distributing method and system for distributing a multiplicity of processes to a plurality of computer.
Passera Anthony ; Thorp John R. ; Beckerle Michael J. ; Zyszkowski Edward S. A., Computer system and computerized method for partitioning data for parallel processing.
Jones Oliver (Andover MA) Deshon Mary (Winthrop MA) Ericsson Staffan (Brookline MA) Flach James (Cave Creek AZ), Computer teleconferencing method and apparatus.
Glick James A. (Granite Shoals TX) Graczyk Ronald B. (Round Rock TX) Nurick Albert F. (Austin TX) Fraley Brittain D. (Austin TX), Computing and multimedia entertainment system.
Rosenberry Steven (Reading PA), Dynamic fault-tolerant parallel processing system for performing an application function with increased efficiency using.
Pian Chao-Kuang (Anaheim CA) Habereder Hans L. (Orange CA), Dynamic task allocation in a multi-processor system employing distributed control processors and distributed arithmetic.
Pezeshki Bardia (Huntington Beach CA) Harris ; Jr. James S. (Stanford CA), Electrostatically tunable optical device and optical interconnect for processors.
Nguyen Tam M. (Valhalla NY) Rana Deepak (Yorktown Heights NY) Ruiz Antonio (Yorktown Heights NY) Willner Barry E. (Briarcliff Manor NY), Hybrid digital/analog multimedia hub with dynamically allocated/released channels for video processing and distribution.
Guy Charles B. (Hillsboro OR) Cadambi Sudarshan B. (Beaverton OR) Gutmann Michael J. (Portland OR) Bhasker Narjala (Portland OR) Trethewey Jim R. (Beaverton OR) McArdle Brian J. (Beaverton OR), Interrupt distribution scheme for a computer bus.
Wade Jon P. ; Cassiday Daniel R. ; Lordi Robert D. ; Steele ; Jr. Guy Lewis ; St. Pierre Margaret A. ; Wong-Chan Monica C. ; Abuhamdeh Zahi S. ; Douglas David C. ; Ganmukhi Mahesh N. ; Hill Jeffrey V, Massively parallel computer including auxiliary vector processor.
Kessler Richard E. ; Oberlin Steven M. ; Scott Steven L., Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network an.
Ault Donald Fred ; Bender Ernest Scott ; Spiegel Michael Gary, Method and apparatus for creating a security environment for a user task in a client/server system.
Kisor Greg, Method and system including a central computer that assigns tasks to idle workstations using availability schedules and computational capabilities.
Rausch Dieter (Karlsruhe DEX), Method for preventing an overload when starting a multicomputer system and multicomputer system for carrying out said me.
Shorter David U. (Lewisville TX), Method for scheduling execution of distributed application programs at preset times in an SNA LU 6.2 network environment.
Harris Jonathan P. (Littleton MA) Leibholz Daniel (Watertown MA) Miller Brad (Westborough MA), Method of dynamically allocating processors in a massively parallel processing system.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
Hodge Winston W. (Yorba Linda CA) Taylor Lawrence E. (Anaheim CA), Near-video-on-demand digital video distribution system utilizing asymmetric digital subscriber lines.
Georgiou,Christos J.; Gregurick,Victor L.; Nair,Indira; Salapura,Valentina, Network processor system on chip with bridge coupling protocol converting multiprocessor macro core local bus to peripheral interfaces coupled system bus.
Hinsley Christopher Andrew,GBX, Operating system for use with computer networks incorporating one or more data processors linked together for parallel p.
Chin Danny (Robbinsville NJ) Sauer Donald J. (Allentown NJ) Meyerhofer Dietrich (Princeton NJ) Katsuki Kazuo (Hyogo JPX), Parallel digital processing system using optical interconnection between control sections and data processing sections.
Beatty Harry J. (Clinton Corners NY) Elmendorf Peter C. (Kingston NY) Gillis Roland R. (Ulster Park NY) Pramanick Ira (Wappingers Falls NY), Parallel execution of a complex task partitioned into a plurality of entities.
Beatty Harry John ; Elmendorf Peter Claude ; Gillis Roland Roberto ; Pramanick Ira, Parallel execution of a complex task partitioned into a plurality of entities.
Bahr James E. (Rochester MN) Corrigan Michael J. (Rochester MN) Knipfer Diane L. (Rochester MN) McMahon Lynn A. (Rochester MN) Metzger Charlotte B. (Elgin MN), Process for dispatching tasks among multiple information processors.
Nelson Darul J. ; Noval James V. ; Suarez Ricardo E. ; Aghazadeh Mostafa A., Processor card assembly including a heat sink attachment plate and an EMI/ESD shielding cage.
Gregerson Daniel P. ; Farrell David R. ; Gaitonde Sunil S. ; Ahuja Ratinder P. ; Ramakrishnan Krish ; Shafiq Muhammad ; Wallis Ian F., Scalable distributed computing environment.
Ohta Hiroyuki,JPX ; Miura Hideo,JPX ; Usami Mitsuo,JPX ; Kametani Masatsugu,JPX ; Zen Munetoshi,JPX ; Okamoto Noriaki,JPX, Semiconductor device having plural chips with the sides of the chips in face-to-face contact with each other in the same.
Danahy John J. ; Kinney Daryl F. ; Pulsinelli Gary S. ; Rose Lawrence J. ; Kumar Navaneet, Service-centric monitoring system and method for monitoring of distributed services in a computing network.
Teper Jeffrey A. ; Koneru Sudheer ; Mangione Gordon ; Balaz Rudolph ; Contorer Aaron M. ; Chao Lucy, System and method for providing trusted brokering services over a distributed network.
Chasek Norman E. (24 Briar Brae Rd. Stamford CT 06903), System for developing real time economic incentives to encourage efficient use of the resources of a regulated electric.
Leclercq Thierry (Paris FRX) Sallio Patrick (Thorigne-Fouillard FRX), System for management of the usage of data consultations in a telecommunication network.
Choquier Philippe,FRX ; Peyroux Jean-Francios ; Griffin William J., System for on-line service in which gateway computer uses service map which includes loading condition of servers broad.
Padgaonkar Ajay J. (Phoenix AZ) Mitra Sumit K. (Tempe AZ), System for single cycle transfer of unmodified data to a next sequentially higher address in a semiconductor memory.
Kraft Reiner ; Lu Qi ; Wisebond Marat, Task distribution processing system and the method for subscribing computers to perform computing tasks during idle time.
Ellis, Frampton E., Computer or microchip with a secure control bus connecting a central controller to volatile RAM and the volatile RAM to a network-connected microprocessor.
Ellis, Frampton E., Computer or microchip with a secure system BIOS and a secure control bus connecting a central controller to many network-connected microprocessors and volatile RAM.
Ellis, Frampton E., Computers and microchips with a faraday cage, with a side protected by an internal hardware firewall and unprotected side connected to the internet for network operations, and with internal hardware compartments.
Ellis, III, Frampton E., Computers and microchips with a side protected by an internal hardware firewall and an unprotected side connected to a network.
Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall leaving an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary interior hardware firewalls.
Ellis, Frampton E., Computers or microchips with a primary internal hardware firewall and with multiple internal harware compartments protected by multiple secondary interior hardware firewalls.
Ellis, Frampton E., Method of securely controlling through one or more separate private networks an internet-connected computer having one or more hardware-based inner firewalls or access barriers.
Ellis, Frampton E., Methods of securely controlling through one or more separate private networks an internet-connected computer having one or more hardware-based inner firewalls or access barriers.
Ellis, III, Frampton E., Microchips with an internal hardware firewall protected portion and a network portion with microprocessors which execute shared processing operations with the network.
Ellis, III, Frampton E., Microchips with an internal hardware firewall that by its location leaves unprotected microprocessors or processing units which performs processing with a network.
Ellis, Frampton E., Personal computer, smartphone, tablet, or server with a buffer zone without circuitry forming a boundary separating zones with circuitry.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.