System and method for controlling switching between VMM and VM using enabling value of VMM timer indicator and VMM timer value having a specified time
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/455
G06F-009/46
G06F-011/00
출원번호
UP-0956239
(2004-09-30)
등록번호
US-7840962
(2011-01-22)
발명자
/ 주소
Neiger, Gilbert
Bennett, Steven M.
Cota-Robles, Erik
Schoenberg, Sebastian
Hall, Clifford D.
Rodgers, Dion
Smith, Lawrence O.
Anderson, Andrew V.
Uhlig, Richard A.
Kozuch, Michael
Glew, Andy
출원인 / 주소
Intel Corporation
대리인 / 주소
Blakely, Sokoloff, Taylor & Zafman LLP
인용정보
피인용 횟수 :
7인용 특허 :
202
초록▼
In one embodiment, a method includes transitioning control to a virtual machine (VM) from a virtual machine monitor (VMM), determining that a VMM timer indicator is set to an enabling value, and identifying a VMM timer value configured by the VMM. The method further includes periodically comparing a
In one embodiment, a method includes transitioning control to a virtual machine (VM) from a virtual machine monitor (VMM), determining that a VMM timer indicator is set to an enabling value, and identifying a VMM timer value configured by the VMM. The method further includes periodically comparing a current value of a timing source with the VMM timer value, generating an internal event if the current value of the timing source has reached the VMM timer value, and transitioning control to the VMM in response to the internal event without incurring an event handling procedure in any one of the VMM and the VM.
대표청구항▼
What is claimed is: 1. A computer-implemented method comprising: receiving a request for a virtual machine (VM) entry, the VM entry request including a request for transitioning control from a virtual machine monitor (VMM) to a VM, the VMM having a timer configuration module including a VMM timer i
What is claimed is: 1. A computer-implemented method comprising: receiving a request for a virtual machine (VM) entry, the VM entry request including a request for transitioning control from a virtual machine monitor (VMM) to a VM, the VMM having a timer configuration module including a VMM timer indicator; determining whether the VMM timer indicator is set to an enabling value indicating the timer configuration module is enabled to, if necessary, gain control back from the VM during an operation at the VM; if the VMM timer indicator is set to an enabling value, identifying a VMM timer value configured by the VMM prior to receiving the VM entry request, the VMM timer value representing a specific time at which the VMM is to receive the control back from the VM, and enabling the VMM timer using the VMM timer value, and transitioning control to the VM; if the VMM timer indicator is not set to an enabling value, transitioning control to the VM; executing a VM exit by returning the control back to the VMM from the VM in response to an event relating to the VM exit occurring at the VM. 2. The computer-implemented method of claim 1, further comprising storing the VMM timer value at a virtual machine control structure (VMCS). 3. The computer-implemented method of claim 1, further comprising: periodically comparing a current value of the timing source with the VMM timer value after each cycle executed by the VM; and returning the control back to the VMM from the VM when the current value reaches the VMM timer value. 4. The method of claim 1, further comprising: disabling the VMM timer upon the occurrence of a VM exit event. 5. The method of claim 1, further comprising: indicating the VM exit was caused by the VMM timer when the VM exit event is a VMM timer event. 6. A machine-readable non-transitory storage medium comprising instructions which, when executed, cause a machine to: receive a request for a virtual machine (VM) entry, the VM entry request including a request for transitioning control from a virtual machine monitor (VMM) to a VM, the VMM having a timer configuration module including a VMM timer indicator; determine whether the VMM timer indicator is set to an enabling value indicating the timer configuration module is enabled to, if necessary, gain control back from the VM during an operation at the VM; if the VMM timer indicator is set to an enabling value, identify a VMM timer value configured by the VMM prior to receiving the VM entry request, the VMM timer value representing a specific time at which the VMM is to receive the control back from the VM, and enable the VMM timer using the VMM timer value, and transitioning control to the VM; if the VMM timer indicator is not set to an enabling value, transition control to the VM; execute a VM exit by returning the control back to the VMM from the VM in response to an event relating to the VM exit occurring at the VM. 7. The machine-readable storage medium of claim 6, wherein the instructions that when executed, further cause the machine to store the VMM timer value at a virtual machine control structure (VMCS). 8. The machine-readable storage medium of claim 6, wherein the instructions that when executed, further cause the machine to: periodically compare a current value of the timing source with the VMM timer value after each cycle executed by the VM; and return the control back to the VMM from the VM when the current value reaches the VMM timer value. 9. The machine-readable storage medium of claim 6, wherein the instructions further comprise instructions which, when executed cause a machine to: disable the VMM timer upon the occurrence of a VM exit event. 10. The machine-readable storage medium of claim 6, wherein the instructions further comprise instructions which, when executed cause a machine to: indicate the VM exit was caused by the VMM timer when the VM exit event is a VMM timer event. 11. A computer system comprising: a non-transitory storage medium having a virtual machine control structure (VMCS); and a processor coupled to the storage medium, the processor having a virtual machine memory (VMM) timer support logic and in communication with a VMM having a timer configuration module, the processor further in communication with a virtual machine (VM) and, during operation of the VM and the VMM, the processor to: receive a request for a virtual machine (VM) entry, the VM entry request including a request for transitioning control from a virtual machine monitor (VMM) to a VM, the VMM having a timer configuration module including a VMM timer indicator; determine whether the VMM timer indicator is set to an enabling value indicating the timer configuration module is enabled to, if necessary, gain control back from the VM during an operation at the VM; if the VMM timer indicator is set to an enabling value, identify a VMM timer value configured by the VMM prior to receiving the VM entry request, the VMM timer value representing a specific time at which the VMM is to receive the control back from the VM, and enable the VMM timer using the VMM timer value, and transitioning control to the VM; if the VMM timer indicator is not set to an enabling value, transition control to the VM; execute a VM exit by returning the control back to the VMM from the VM in response to an event relating to the VM exit occurring at the VM. 12. The computer system of claim 11, wherein the processor is further to store the VMM timer value at the virtual machine control structure (VMCS). 13. The computer system of claim 11, wherein the processor is further to: periodically compare a current value of the timing source with the VMM timer value after each cycle executed by the VM; and return the control back to the VMM from the VM when the current value reaches the VMM timer value. 14. The computer system of claim 11, wherein the processor further to: disable the VMM timer upon the occurrence of a VM exit event. 15. The computer system of claim 11, wherein the processor further to: indicate the VM exit was caused by the VMM timer when the VM exit event is a VMM timer event. 16. An apparatus comprising: a processor, during operation of a virtual machine (VM) and a virtual machine monitor (VMM), to: receive a request for a virtual machine (VM) entry, the VM entry request including a request for transitioning control from a virtual machine monitor (VMM) to a VM, the VMM having a timer configuration module including a VMM timer indicator; determine whether the VMM timer indicator is set to an enabling value indicating the timer configuration module is enabled to, if necessary, gain control back from the VM during an operation at the VM; if the VMM timer indicator is set to an enabling value, identify a VMM timer value configured by the VMM prior to receiving the VM entry request, the VMM timer value representing a specific time at which the VMM is to receive the control back from the VM, and enable the VMM timer using the VMM timer value, and transitioning control to the VM; if the VMM timer indicator is not set to an enabling value, transition control to the VM; execute a VM exit by returning the control back to the VMM from the VM in response to an event relating to the VM exit occurring at the VM. 17. The apparatus of claim 16, wherein the processor is further to store the VMM timer value at a virtual machine control structure (VMCS). 18. The apparatus of claim 16, wherein the processor is further to: periodically compare a current value of the timing source with the VMM timer value after each cycle executed by the VM; and return the control back to the VMM from the VM when the current value reaches the VMM timer value.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (202)
Ryba Edward G. (Milpitas CA) Lipman Peter H. (Cupertino CA) Connell Jefferson J. (Cupertino CA) Weiss David (Palo Alto CA), Access control mechanism controlling access to and logical purging of access register translation lookaside buffer (ALB).
Gannon Patrick M. (Poughkeepsie NY) Gum Peter H. (Poughkeepsie NY) Hough Roger E. (Highland NY) Murray Robert E. (Woodstock NY), Apparatus and method for TLB purge reduction in a multi-level machine system.
Bealkowski Richard (Delray Beach FL) Blackledge ; Jr. John W. (Boca Raton FL) Cronk Doyle S. (Boca Raton FL) Dayan Richard A. (Boca Raton FL) Dixon Jerry D. (Boca Raton FL) Kinnear Scott G. (Boca Rat, Apparatus and method for preventing unauthorized access to BIOS in a personal computer system.
Brelsford David P. (Hyde Park NY) Cutler Melvin M. (Los Angeles CA) Lafitte Jean-Louis (Moens NY FRX) Gdaniec Joseph M. (Hyde Park NY) Osisek Damian L. (Vestal NY) Plambeck Kenneth E. (Poughkeepsie N, Apparatus and method for providing private and shared access to host address and data spaces by guest programs in a virt.
Heller Andrew R. (Morgan Hill CA) Worley ; Jr. William S. (Endicott NY), Authorization mechanism for transfer of program control or data between different address spaces having different storag.
Jeyasingh,Stalinselvaraj; Anderson,Andrew V.; Bennett,Steven M.; Cota Robles,Erik; Kagi,Alain; Neiger,Gilbert; Uhlig,Richard, Chipset support for managing hardware interrupts in a virtual machine system.
Ermolovich Thomas R. (Lexington MA) Stewart Robert E. (Stow MA) Leonard Judson S. (Acton MA) Cutler David N. (Nashua NH), Communications device for data processing system.
Satou Mitsugu,JPX ; Iwata Shunichi,JPX, Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple isolated memories in an isolated execution environment.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple memory zones in an isolated execution environment.
Curtis, Bryce Allen, Cross-platform program, system, and method having a global registry object for mapping registry equivalent functions in an OS/2 operating system environment.
Morley Richard E. (Greenville NH), Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and met.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Executing isolated mode instructions in a secure system running in privilege rings.
Nakamura Kouji,JPX, Exposure apparatus, output control method for energy source, laser device using the control method, and method of producing microdevice.
Adams Phillip M. (Parowan UT) Holmstron Larry W. (Salt Lake City UT) Jacob Steve A. (South Weber UT) Powell Steven H. (Ogden UT) Condie Robert F. (Tuscon AZ) Culley Martin L. (Tuscon AZ), Kernels, description tables, and device drivers.
Lim, Beng-Hong; Bugnion, Edouard; Devine, Scott W., Mechanism for restoring, porting, replicating and checkpointing computer systems using state extraction.
Johnson James Scott (Fort Worth TX) Short Tim (Duncanville TX) Intrater Gideon (Sunnyvale CA), Memory management circuit which provides simulated privilege levels.
Barnett Philip C.,GBX, Memory management method and apparatus for partitioning homogeneous memory and restricting access of installed applications to predetermined memory ranges.
Chemin Francois (Plaisir FRX) Ugon Michel (Maurepas FRX), Method and apparatus for certifying services obtained using a portable carrier such as a memory card.
Harold L. McFarland ; David R. Stiles ; Korbin S. Van Dyke ; Shrenik Mehta ; John Gregory Favor ; Dale R. Greenley ; Robert A. Cargnoni, Method and apparatus for debugging an integrated circuit.
Mann,Timothy P., Method and apparatus for emulating multiple virtual timers in a virtual computer system when the virtual timers fall behind the real time of a physical computer system.
Miller David A. ; Jansen Kenneth A. ; Culley Paul R. ; Taylor Mark ; Izquierdo Javier F., Method and apparatus for independently resetting processors and cache controllers in multiple processor systems.
Cotichini Christian,CAX ; Cain Fraser,CAX ; Ashworth David G.,CAX ; Livingston Peter Michael Bruce,CAX ; Solymar Gabor,CAX ; Gardner Philip B.,CAX ; Woinoski Timothy S.,CAX, Method and apparatus to monitor and locate an electronic device using a secured intelligent agent.
Luiz Fernando A. (Monte Sereno CA) Snyder Harlan C. (Saratoga CA) Sorg ; Jr. John H. (Los Gatos CA), Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system.
Kahle James Allan ; Loper Albert J. ; Mallick Soummya ; Ogden Aubrey Deene ; Sell John Victor, Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions w.
Hazard Michel (Mareil/Mauldre FRX) Ugon Michel (Maurepas FRX), Method for authenticating an external authorizing datum by a portable object, such as a memory card.
Melo Michael D. (Billerica MA), Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 8048.
Hazard Michel (Mareil/Mauldre FRX), Method for certifying the authenticity of a datum exchanged between two devices connected locally or remotely by a trans.
Ugon Michel (Maurepas FRX) Oisel Andr (Elancourt FRX), Method for checking the integrity of a program or data, and apparatus for implementing this method.
Greenstein Paul Gregory ; Guyette Richard Roland ; Rodell John Ted, Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for.
Sato Takashi, Method for synchronizing a cycle master node to a cycle slave node using synchronization information from an external network or sub-network which is supplied to the cycle slave node.
Panwar Ramesh ; Chamdani Joseph I., Method of executing coded instructions in a multiprocessor having shared execution resources including active, nap, and sleep states in accordance with cache miss latency.
Hargrove Richard R. (Redmond WA) Barrett Phillip R. (Redmond WA) Lipe Ralph A. (Redmond WA) Reynolds Aaron R. (Redmond WA) Wilson Marc D. (Seattle WA), Method of transferring control in a multitasking computer system.
Scalzi Casper A. (Poughkeepsie NY) Starke William J. (Austin TX), Method of using a target processor to execute programs of a source architecture that uses multiple address spaces.
Ganapathy Narayanan ; Stevens Luis F. ; Schimmel Curt F., Method, system and computer program product for dynamically allocating large memory pages of different sizes.
Eugene Feng ; Gary Phillips, Microcontroller system having allocation circuitry to selectively allocate and/or hide portions of a program memory address space.
Grimmer ; Jr. George G. ; Rhoades Michael W., Microcontroller with security logic circuit which prevents reading of internal memory by external program.
Goetz John W. ; Mahin Stephen W. ; Bergkvist John J., Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set archi.
Blomgren James S. (San Jose CA) Bracking Jimmy (San Jose CA) Richter David (San Jose CA) Spahn Francis (El Cerrito CA), Microprocessor with operation capture facility.
Hough Roger E. (Austin TX) Murray Robert E. (Kingston NY), Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals.
McDonald, Michael F.; Arora, Sumeet; Chu, Mark, Mutual exclusion at the record level with priority inheritance for embedded systems using one semaphore.
Reardon David C., Network security system allowing access and modification to a security subsystem after initial installation when a master token is in place.
Neufeld E. David (Tomball TX), Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data trans.
Provanzano Salvatore R. (Melrose MA) Aldrich Wilbert H. (Winchester MA) D\Angelo Robert A. (Windham NH) Drottar Emil P. (Ipswich MA) Finnegan ; Jr. John J. (Hudson NH) Heom James (Bedford MA) Hill La, Programmable controller.
Robinson Paul T. (Arlington MA) Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA), Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces.
John K. Gee ; David A. Greve ; David S. Hardin ; Allen P. Mass ; Michael H. Masters ; Nick M. Mykris ; Matthew M. Wilding, Real time processor capable of concurrently running multiple independent JAVA machines.
Goire Christian (Les Clayes Sous Bois FRX) Sigaud Alain (Elancourt FRX) Moyal Eric (Paris FRX), Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal.
Browne Hendrik A., Secure computer system and method of providing secure access to a computer system including a stand alone switch operable to inhibit data corruption on a storage device.
Mark J. Foster ; Saifuddin T. Fakhruddin ; James L. Walker ; Matthew B. Mendelow ; Jiming Sun ; Rodman S. Brahman ; Michael P. Krau ; Brian D. Willoughby ; Michael D. Maddix ; Steven L. Belt, Suspend/resume capability for a protected mode microprocesser.
Goud,Gundrala D.; Zimmer,Vincent J.; Bulusu,Mallik; Doran,Mark S.; Dorwin,David K.; Rothman,Michael A, Switching between a service virtual machine and a guest virtual machine in a virtual machine monitor environment.
Hudson Jerome D. ; Champagne Jean-Paul,FRX ; Galindo Mary A. ; Hickerson Cynthia M. K. ; Hickman Donna R. ; Lockhart Robert P. ; Saddler Nancy B. ; Stange Patricia A., System and method for accessing enterprise-wide resources by presenting to the resource a temporary credential.
Angelo Michael F. ; Olarig Sompong P. ; Wooten David R. ; Driscoll Dan J., System and method for performing secure device communications in a peer-to-peer bus architecture.
Inoue Taro (Sagamihara JPX) Umeno Hidenori (Kanagawa JPX) Tanaka Shunji (Sagamihara JPX) Yamamoto Tadashi (Kanagawa JPX) Ohtsuki Toru (Hadano JPX), System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode.
Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
Nardone Joseph M. ; Mangold Richard T. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant player for scrambled contents.
Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA) Robinson Paul T. (Arlington MA) Witek Richard T. (Littleton MA), Translation buffer for virtual machines with address space match.
Suga Tosimasa (Yokohama JPX), Virtual computer diagnostic system with comparative monitoring of timestamped controller check signals and timestamped c.
Scott W. Devine ; Edouard Bugnion ; Mendel Rosenblum, Virtualization system including a virtual machine monitor for a computer with a segmented architecture.
Jacobs, Stuart Z.; Larson, David A.; Vance, Michael J., Using a decrementer interrupt to start long-running hardware operations before the end of a shared processor dispatch cycle.
Jacobs, Stuart Z.; Larson, David A.; Vance, Michael J., Using a decrementer interrupt to start long-running hardware operations before the end of a shared processor dispatch cycle.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.