Methods of fabricating silicon carbide devices incorporating multiple floating guard ring edge terminations
IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
UP-0195700
(2008-08-21)
|
등록번호 |
US-7842549
(2011-01-31)
|
발명자
/ 주소 |
- Ryu, Sei-Hyung
- Agarwal, Anant K.
|
출원인 / 주소 |
|
대리인 / 주소 |
Myers Bigel Sibley & Sajovec
|
인용정보 |
피인용 횟수 :
3 인용 특허 :
39 |
초록
▼
Edge termination for silicon carbide devices has a plurality of concentric floating guard rings in a silicon carbide layer that are adjacent and spaced apart from a silicon carbide-based semiconductor junction. An insulating layer, such as an oxide, is provided on the floating guard rings and a sili
Edge termination for silicon carbide devices has a plurality of concentric floating guard rings in a silicon carbide layer that are adjacent and spaced apart from a silicon carbide-based semiconductor junction. An insulating layer, such as an oxide, is provided on the floating guard rings and a silicon carbide surface charge compensation region is provided between the floating guard rings and is adjacent the insulating layer. Methods of fabricating such edge termination are also provided.
대표청구항
▼
That which is claimed is: 1. A method of fabricating an edge termination structure for a silicon carbide semiconductor device, comprising: providing at least two spaced apart floating guard rings in a silicon carbide layer adjacent at least a portion of a silicon carbide-based semiconductor junctio
That which is claimed is: 1. A method of fabricating an edge termination structure for a silicon carbide semiconductor device, comprising: providing at least two spaced apart floating guard rings in a silicon carbide layer adjacent at least a portion of a silicon carbide-based semiconductor junction; providing an insulating layer on the floating guard rings; and providing a silicon carbide surface charge compensation region between the floating guard rings and adjacent the insulating layer, wherein the surface charge compensation region extends completely between adjacent ones of the floating guard rings, and wherein the surface charge compensation region has a dopant concentration such that the surface of the surface charge compensation region adjacent the insulating layer is partially depleted by surface charges of the insulating layer and fully depleted when a reverse bias lower than the blocking voltage of the device is applied to the device. 2. The method of claim 1, wherein providing a plurality of floating guard rings comprises forming a plurality of floating guard rings that extend a first distance into the silicon carbide layer and wherein providing a silicon carbide surface charge compensation region comprises forming a surface charge compensation region that extends a second distance into the silicon carbide layer, the second distance being less than the first distance. 3. The method of claim 1, wherein the surface charge compensation region is lighter doped than the guard rings. 4. The method of claim 1, wherein forming a silicon carbide surface charge compensation region comprises implanting regions in the silicon carbide layer. 5. The method of claim 1, wherein the surface charge compensation region comprises a plurality of surface charge compensation regions. 6. The method of claim 1, wherein the surface charge compensation region has a surface charge of from about 1×1012 to about 7×1012 cm−2. 7. The method of claim 1, wherein the surface charge compensation region extends a distance of from about 0.1 μm to about 2.0 μm into the silicon carbide layer. 8. The method of claim 1, wherein the silicon carbide layer has a first conductivity type, and wherein the floating guard rings and the silicon carbide surface charge compensation region have a second conductivity type, opposite the first conductivity type. 9. A method of fabricating an edge termination structure for a silicon carbide semiconductor device, comprising: providing a plurality of spaced apart concentric floating guard rings in a silicon carbide layer that surround at least a portion of a silicon carbide-based semiconductor junction; providing an insulating layer on the floating guard rings; and providing a silicon carbide surface charge compensation region between the floating guard rings and adjacent the insulating layer, wherein the surface charge compensation region comprises a single region that overlaps the floating guard rings, and wherein the surface charge compensation region has a dopant concentration such that the surface of the surface charge compensation region adjacent the insulating layer is partially depleted by surface charges of the insulating layer and fully depleted when a reverse bias lower than the blocking voltage of the device is applied to the device. 10. The method of claim 9, wherein providing a plurality of floating guard rings comprises forming a plurality of floating guard rings that extend a first distance into the silicon carbide layer and wherein providing a silicon carbide surface charge compensation region comprises forming a surface charge compensation region that extends a second distance into the silicon carbide layer, the second distance being less than the first distance. 11. The method of claim 9, wherein the surface charge compensation region is lighter doped than the guard rings. 12. The method of claim 9, wherein providing a silicon carbide surface charge compensation region comprises implanting regions in the silicon carbide layer. 13. The method of claim 9, wherein the surface charge compensation region comprises a plurality of surface charge compensation regions. 14. The method of claim 9, wherein the surface charge compensation region has a surface charge of from about 1×1012 to about 7×1012 cm−2. 15. The method of claim 9, wherein the surface charge compensation region extends a distance of from about 0.1 μm to about 2.0 μm into the silicon carbide layer. 16. The method of claim 9, wherein the silicon carbide layer has a first conductivity type, and wherein the floating guard rings and the silicon carbide surface charge compensation region have a second conductivity type, opposite the first conductivity type. 17. A method of fabricating an edge termination structure for a silicon carbide semiconductor device, comprising: providing a floating guard ring in a silicon carbide layer adjacent at least a portion of a silicon carbide-based semiconductor junction; providing an insulating layer on the floating guard ring; and providing a silicon carbide surface charge compensation region between the junction and the floating guard ring and adjacent the insulating layer, wherein the surface charge compensation region extends completely between the junction and the floating guard ring, and wherein the surface charge compensation region has a dopant concentration such that the surface of the surface charge compensation region adjacent the insulating layer is partially depleted by surface charges of the insulating layer and fully depleted when a reverse bias lower than the blocking voltage of the device is applied to the device.
이 특허에 인용된 특허 (39)
-
Edmond John A. (Apex NC), Blue light emitting diode formed in silicon carbide.
-
Bakowski Mietek,SEX ; Gustafsson Ulf,SEX, Depletion region stopper for PN junction in silicon carbide.
-
Pfirsch Frank,DEX ; Rupp Roland,DEX, Edge termination for a semiconductor component, a schottky diode having an edge termination, and a method for producing the schottky diode.
-
Singh, Ranbir, Epitaxial edge termination for silicon carbide Schottky devices and methods of fabricating silicon carbide devices incorporating same.
-
Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Rottner Kurt,SEX ; Savage Susan,SEX, Fabrication of a SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
-
Takada Jun (Kasugai JPX) Yamaguchi Minori (Akashi JPX) Tawada Yoshihisa (Kobe JPX), Heat-resistant thin film photoelectric converter.
-
Kinoshita, Kozo; Hatakeyama, Tetsuo; Shinohe, Takashi, High withstand voltage semiconductor device.
-
Akiyama Hajime,JPX, High withstand voltage semiconductor device and manufacturing method thereof.
-
MacIver ; Bernard A., Ion implanted Schottky barrier diode.
-
Bakowski Mietek,SEX ; Gustafsson Ulf,SEX, Junction termination for SiC Schottky diode.
-
Amemiya Yoshihito (Fuchu JPX) Mizushima Yoshihiko (Fuchu JPX), Low loss and high speed diodes.
-
Ueno Katsunori,JPX ; Urushidani Tatsuo,JPX ; Hashimoto Koichi,JPX ; Ogino Shinji,JPX ; Seki Yasukazu,JPX, Manufacturing method of SiC Schottky diode.
-
Palmour John W. (Raleigh NC), Metal-insulator-semiconductor capacitor formed on silicon carbide.
-
Ota Yorito,JPX ; Masato Hiroyuki,JPX ; Kumabuchi Yasuhito,JPX ; Kitabatake Makoto,JPX, Method for forming an ohmic electrode.
-
Losehand Reinhard,DEX ; Werthmann Hubert,DEX, Method for producing a Schottky diode assembly formed on a semiconductor substrate.
-
Nilsson Per-.ANG.ke,SEX, Method for producing a pn-junction for a semiconductor device of SiC.
-
Parsons James D. (Newbury Park CA), Method of making ohmic contact structure.
-
Ryu,Sei Hyung; Agarwal,Anant K., Multiple floating guard ring edge termination for silicon carbide devices.
-
Papanicolaou Nicolas A. (Silver Spring MD), Platinum and platinum silicide contacts on
b
상세보기
※ AI-Helper는 부적절한 답변을 할 수 있습니다.