Digital signal processing circuit having a pattern detector circuit
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-007/04
출원번호
UP-0432846
(2006-05-12)
등록번호
US-7849119
(2011-01-31)
발명자
/ 주소
Vadi, Vasisht Mantra
Wong, Jennifer
New, Bernard J.
Ching, Alvin Y.
Thendean, John M.
Wong, Anna Wing Wah
Simkins, James M.
출원인 / 주소
Xilinx, Inc.
대리인 / 주소
George, Thomas
인용정보
피인용 횟수 :
8인용 특허 :
140
초록▼
An integrated circuit for pattern detection including: an arithmetic logic unit coupled to a comparison circuit, where the arithmetic logic unit is programmed by an opcode; a selected pattern of a plurality of patterns selected by a first multiplexer, where the first multiplexer is coupled to the co
An integrated circuit for pattern detection including: an arithmetic logic unit coupled to a comparison circuit, where the arithmetic logic unit is programmed by an opcode; a selected pattern of a plurality of patterns selected by a first multiplexer, where the first multiplexer is coupled to the comparison circuit; and a register coupled to the comparison circuit for storing at least a partial comparison between an output of the arithmetic logic unit and the selected pattern.
대표청구항▼
What is claimed is: 1. An integrated circuit (IC) for pattern detection comprising; an arithmetic logic unit coupled to a comparison circuit, the arithmetic logic unit programmed by an opcode; a selected pattern of a plurality of patterns selected by a first multiplexer, the first multiplexer coupl
What is claimed is: 1. An integrated circuit (IC) for pattern detection comprising; an arithmetic logic unit coupled to a comparison circuit, the arithmetic logic unit programmed by an opcode; a selected pattern of a plurality of patterns selected by a first multiplexer, the first multiplexer coupled to the comparison circuit; and a register coupled to the comparison circuit for storing at least a partial comparison between an output of the arithmetic logic unit and the selected pattern, wherein the first multiplexer is coupled to another register, wherein inputs of the first multiplexer are a pattern of the plurality of patterns and also a predetermined pattern of the plurality of patterns. 2. The IC of claim 1 further comprising a second register coupled in series with the register. 3. The IC of claim 1 further comprising a set of multiplexers coupled to the arithmetic logic unit and controlled by a second opcode. 4. The IC of claim 1 wherein the first multiplexer is configured using at least one configuration memory cell or register. 5. The IC of claim 1 wherein the comparison circuit comprises either an XOR or an XNOR gate. 6. The IC circuit of claim 1 further comprising a selected mask of a plurality of masks selected by a second multiplexer, the selected mask for masking a comparison output of the comparison circuit, the masked comparison output being stored in the register. 7. The IC circuit of claim 6 wherein the masking the comparison output of the comparison circuit comprises the comparison output logically OR'd with the selected mask. 8. The IC circuit of claim 6 further comprising: a second multiplexer coupled to the first multiplexer and outputting the selected mask, the second multiplexer receiving inverted contents of the other register shifted by one bit and inverted contents of the other register shifted by two bits; and a third multiplexer coupled to the second multiplexer, the third multiplexer coupled to the other register, including a mask of the plurality of masks, and a predetermined mask of the plurality of masks. 9. The IC circuit of claim 6 further comprising a second register coupled to the comparison circuit for storing a second comparison output of the comparison circuit, where the second comparison output is formed by masking an inverted comparison output, using the selected mask. 10. The IC circuit of claim 9 further comprising a third register coupled to the second register. 11. An integrated circuit (IC) for pattern detection comprising; an arithmetic logic unit (ALU) coupled to a comparison circuit, the ALU programmed by an opcode and configured to produce an ALU output; a selected mask of a plurality of masks selected by a first multiplexer, the first multiplexer coupled to the comparison circuit; and a selected pattern of a plurality of patterns selected by a second multiplexer, the second multiplexer coupled to the comparison circuit; and wherein the comparison circuit comprises an equality circuit for comparing the ALU output with the selected pattern and a masking circuit coupled to the equality circuit and controlled by the selected mask. 12. The IC circuit of claim 11 wherein the equality circuit comprises an XNOR gate and the masking circuit comprises an OR gate. 13. The IC circuit of claim 12 wherein each bit generated by XNORing the ALU output with the selected pattern is then masked by a bit from the selected mask using an OR function to produce a masked comparison bit, wherein each masked comparison bit is AND'd together to produce a first comparison signal. 14. The IC circuit of claim 13 wherein the comparison circuit generates a second comparison signal by bitwise comparing the ALU output to the selected pattern using one or more XOR gates, bitwise masking the comparison of the ALU output to the selected pattern using one or more OR gates and the selected mask, and using the bitwise masked result in an AND tree. 15. A pattern detection circuit comprising; programmable logic coupled together by programmable interconnect elements; an arithmetic unit coupled to a comparison circuit and configured to produce an arithmetic output, the arithmetic output coupled to the programmable logic; a selected mask of a plurality of masks selected by a first multiplexer, the first multiplexer coupled to the comparison circuit; and a selected pattern of a plurality of patterns selected by a second multiplexer, the second multiplexer coupled to the comparison circuit; and wherein the comparison circuit comprises an plurality of equality circuits for bitwise comparing the arithmetic output with the selected pattern, a masking circuit fix to perform a bitwise masking of an output of the comparison circuit using the selected mask, and an AND tree for combining the bitwise masked output into a pattern comparison bit. 16. The pattern detection circuit of claim 15 wherein the plurality of equality circuits comprise a plurality of multiplexers controlled by the selected pattern. 17. The pattern detection circuit of claim 15 wherein the comparison circuit further comprises one or more inverters for inverting the output of the comparison circuit, wherein the masking circuit masks the inverted output of the comparison circuit using the selected mask, and another AND tree combines the bitwise masking into another pattern comparison bit. 18. The pattern detection circuit of claim 15 wherein the selected mask is coupled to a plurality of OR gates. 19. The pattern detection circuit of claim 15 wherein the AND tree comprises a first part having a plurality of logic equivalent ANDs coupled to a plurality of registers, and a second part having another logic equivalent AND coupled to the plurality of registers.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (140)
Brian Martin Clinton IE, Adder circuit with the ability to detect zero when rounding.
Gove Robert J. (Plano TX) Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford GB2), Address generator with controllable modulo power of two addressing capability.
Shaila Hanrahan ; Christopher E. Phillips, Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit.
Vassiliadis Stamatis (Vestal NY) Phillips James E. (Binghamton NY) Blaner Bartholomew (Newark Valley NY), Data dependency collapsing hardware apparatus.
Scheuermann,W. James; Hogenauer,Eugene B., Data distributor in a computation unit forwarding network data to select components in respective communication method type.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Ethan Mirsky ; Robert French ; Ian Eslick, Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements.
Oberman Stuart ; Siu Ming, Method and apparatus for simultaneously multiplying two or more independent pairs of operands and calculating a rounded products.
Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Chang Herman M. ; Nguyen Bai ; Tran Giap H., Methods for configuring FPGA's having variable grain blocks and logic for providing time-shared access to interconnect resources.
Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Chang Herman M. ; Nguyen Bai ; Tran Giap H., Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources.
Chester David B. (961 Peacock Ave. ; NE. Palm Bay FL 32907) Young William R. (1532 Breezewood La. ; NW. Palm Bay FL 32907), Noncanonic fully systolic LMS adaptive architecture.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli, Programmable logic array integrated circuits.
Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
Hung, Ching-Yu; Estevez, Leonardo W.; Rabadi, Wissam A., Reconfigurable SIMD coprocessor architecture for sum of absolute differences and symmetric filtering (scalable MAC engine for image processing).
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Kawano, Tetsuo; Furukawa, Hiroshi; Kasama, Ichiro; Imafuku, Kazuaki; Suzuki, Toshiaki, Semiconductor device having an arithmetic unit of a reconfigurable circuit configuration in accordance with stored configuration data and a memory storing fixed value data to be supplied to the arithmetic unit, requiring no data area for storing fixed value data to be set in a configuration memory.
Kratz Gary L. (Warrenton VA) Sproul ; III William W. (Reston VA) Walendziewicz Eugene T. (Wakefield MA) Wallis Donald E. (Marblehead MA) Dennis Charles A. (Warrenton VA), Signal analyzer system.
Delaruelle Antoine (Eindhoven NLX) De Loore Bart J. S. (Eindhoven NLX) De Bakker Patrick J. M. (Eindhoven NLX), Signal processor including programmable logic unit formed of individually controllable output bit producing sections.
David Pearce ; Wesley Smith ; Karl Nordling ; Amir Hindie ; Karl Leinfelder ; Sebastian Gracias IN; Jim Beaney, System for dedicating a host processor to running one of a plurality of modem programs and dedicating a DSP to running another one of the modem programs.
Robinson Jeffrey I. (New Fairfield CT) Rouse Keith (New Milford CT) Krassowski Andrew J. (San Jose CA) Montlick Terry F. (Bethlehem CT), System for dividing processing tasks into signal processor and decision-making microprocessor interfacing therewith.
Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Vadi, Vasisht M.; Poon, Chi Fung; Rab, Muhammad Asim, Digital signal processing block with preadder stage.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.