IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
UP-0127794
(2008-05-27)
|
등록번호 |
US-7855461
(2011-02-14)
|
발명자
/ 주소 |
- Kuo, Nick
- Chou, Chiu-Ming
- Chou, Chien-Kang
- Lin, Chu-Fu
|
출원인 / 주소 |
|
대리인 / 주소 |
McDermott Will & Emery LLP
|
인용정보 |
피인용 횟수 :
7 인용 특허 :
158 |
초록
▼
A chip structure comprising a semiconductor substrate, a plurality of dielectric layers, a plurality of circuit layers, a passivation layer, a metal layer and at least a bump. The semiconductor substrate has a plurality of electronic devices positioned on a surface layer of the semiconductor substra
A chip structure comprising a semiconductor substrate, a plurality of dielectric layers, a plurality of circuit layers, a passivation layer, a metal layer and at least a bump. The semiconductor substrate has a plurality of electronic devices positioned on a surface layer of the semiconductor substrate. The dielectric layers are sequentially stacked on the semiconductor substrate and have a plurality of via holes. The circuit layers are disposed on one of the dielectric layers, wherein the circuit layers are electrically connected with each other through the via holes and are electrically connected to the electronic devices. The passivation layer is disposed over the circuit layers and the dielectric layers, wherein the passivation layer comprises an opening that exposes one of the metal layers. The metal layer is disposed over the passivation layer, wherein the metal layer comprises at least a bump pad and at least a testing pad, the bump pad electrically connecting with the testing pad. The bump is disposed on the bump pad.
대표청구항
▼
What is claimed is: 1. A chip comprising: a silicon substrate; multiple MOS devices in or on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure comprises a first circuit layer
What is claimed is: 1. A chip comprising: a silicon substrate; multiple MOS devices in or on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure comprises a first circuit layer and a second circuit layer over said first circuit layer, wherein said metallization structure comprises electroplated copper; a second dielectric layer between said first and second circuit layers; a passivation layer over said metallization structure and over said first and second dielectric layers, wherein a first opening in said passivation layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening, wherein said passivation layer has a thickness greater than 0.35 micrometers, wherein said passivation layer comprises a nitride layer; a first metal layer over said passivation layer and on said first contact point, wherein said first metal layer has a thickness greater than 0.6 micrometers, wherein said first metal layer comprises a first titanium-containing layer and a first copper layer over said first titanium-containing layer; a first polymer layer over said passivation layer and over said first metal layer, wherein a second opening in said first polymer layer is over a second contact point of said first metal layer, wherein said second contact point is connected to said first contact point through said first opening; and a second metal layer on said first polymer layer and on said second contact point, wherein said second metal layer is connected to said second contact point through said second opening, wherein said second metal layer has a thickness greater than 0.6 micrometers, wherein said second metal layer comprises a second titanium-containing layer, a second copper layer over said second titanium-containing layer, a nickel-containing layer on said second copper layer, and a gold-containing layer on said nickel-containing layer. 2. The chip of claim 1, wherein said first metal layer is directly on said passivation layer. 3. The chip of claim 1, wherein said first titanium-containing layer comprises a titanium-tungsten alloy. 4. The chip of claim 1, wherein said first titanium-containing layer comprises titanium nitride. 5. The chip of claim 1, wherein said first polymer layer comprises polyimide. 6. The chip of claim 1, wherein said second titanium-containing layer comprises a titanium-tungsten alloy. 7. The chip of claim 1, wherein said second titanium-containing layer comprises titanium nitride. 8. The chip of claim 1 further comprising a second polymer layer on said second metal layer and on said first polymer layer. 9. The chip of claim 1, wherein said second metal layer has an area configured to have a tin-containing solder formed thereover. 10. The chip of claim 1, wherein said second metal layer has an area configured to be wirebonded thereto. 11. The chip of claim 1 further comprising a tin-containing solder over a first area of said second metal layer, wherein said second metal layer further has a second area configured to be wirebonded thereto. 12. The chip of claim 1 further comprising a tin-containing solder over a first area of said second metal layer, wherein said second metal layer further has a second area configured to contact a testing probe. 13. A chip comprising: a silicon substrate; multiple MOS devices in or on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure comprises a first circuit layer and a second circuit layer over said first circuit layer, wherein said metallization structure comprises electroplated copper; a second dielectric layer between said first and second circuit layers; a passivation layer over said metallization structure and over said first and second dielectric layers, wherein a first opening in said passivation layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening, wherein said first contact point has an area vertically over a portion of said multiple MOS devices, wherein said passivation layer has a thickness greater than 0.35 micrometers, wherein said passivation layer comprises a nitride layer; a first metal layer over said passivation layer and on said first contact point, wherein said first metal layer has a thickness greater than 0.6 micrometers, wherein said first metal layer comprises a first titanium-containing layer and a first copper layer over said first titanium-containing layer; a first polymer layer over said passivation layer and over said first metal layer, wherein a second opening in said first polymer layer is over a second contact point of said first metal layer, wherein said second contact point is connected to said first contact point through said first opening; a second metal layer on said first polymer layer and on said second contact point, wherein said second metal layer is connected to said second contact point through said second opening, wherein said second metal layer has a thickness greater than 0.6 micrometers, wherein said second metal layer comprises a second titanium-containing layer, a second copper layer over said second titanium-containing layer, and a nickel-containing layer on said second copper layer, wherein said second metal layer comprises a portion vertically over said area of said first contact point and vertically over said portion of said multiple MOS devices; and a tin-containing solder over said second metal layer, wherein said tin-containing solder is connected to said first contact point through said first and second metal layers. 14. The chip of claim 13, wherein said first metal layer is directly on said passivation layer. 15. The chip of claim 13, wherein said first titanium-containing layer comprises a titanium-tungsten alloy. 16. The chip of claim 13, wherein said first titanium-containing layer comprises titanium nitride. 17. The chip of claim 13, wherein said first polymer layer comprises polyimide. 18. The chip of claim 13, wherein said second titanium-containing layer comprises a titanium-tungsten alloy. 19. The chip of claim 13, wherein said second titanium-containing layer comprises titanium nitride. 20. The chip of claim 13 further comprising a second polymer layer on said second metal layer and on said first polymer layer. 21. A chip comprising: a silicon substrate; multiple MOS devices in or on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure comprises a first circuit layer and a second circuit layer over said first circuit layer, wherein said metallization structure comprises electroplated copper; a second dielectric layer between said first and second circuit layers; a passivation layer over said metallization structure and over said first and second dielectric layers, wherein a first opening in said passivation layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening, wherein said passivation layer has a thickness greater than 0.35 micrometers, wherein said passivation layer comprises a nitride layer; a first metal layer directly on said passivation layer and on said first contact point, wherein there is no polymer layer between said first metal layer and said passivation layer, wherein said first metal layer has a thickness greater than 0.6 micrometers, wherein said first metal layer comprises a first titanium-containing layer and a first copper layer over said first titanium-containing layer; a first polymer layer over said first metal layer, wherein a second opening in said first polymer layer is over a second contact point of said first metal layer, wherein said second contact point is connected to said first contact point through said first opening; a second metal layer on said first polymer layer and on said second contact point, wherein said second metal layer is connected to said second contact point through said second opening, wherein said second metal layer has a thickness greater than 0.6 micrometers, wherein said second metal layer comprises a second titanium-containing layer and a second copper layer over said second titanium-containing layer; and a tin-containing solder over said second metal layer and vertically over an area of said first contact point, wherein said tin-containing solder is connected to said first contact point through said first and second metal layers. 22. The chip of claim 21, wherein said first titanium-containing layer comprises a titanium-tungsten alloy. 23. The chip of claim 21, wherein said first titanium-containing layer comprises titanium nitride. 24. The chip of claim 21, wherein said second titanium-containing layer comprises a titanium-tungsten alloy. 25. The chip of claim 21, wherein said second titanium-containing layer comprises titanium nitride. 26. The chip of claim 21 further comprising a second polymer layer on said second metal layer and on said first polymer layer. 27. The chip of claim 21, wherein said second metal layer further comprises a nickel-containing layer on said second copper layer. 28. A chip comprising: a silicon substrate; multiple MOS devices in or on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure comprises a first circuit layer and a second circuit layer over said first circuit layer, wherein said metallization structure comprises electroplated copper; a second dielectric layer between said first and second circuit layers; a separating layer over said metallization structure and over said first and second dielectric layers, wherein a first opening in said separating layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening; a first metal layer directly on said separating layer and on said first contact point, wherein there is no polymer layer between said separating layer and said first metal layer, wherein said first metal layer is connected to said first contact point through said first opening, wherein said first metal layer has a thickness greater than 0.6 micrometers, wherein said first metal layer comprises a first copper layer; a polymer layer over said first metal layer, over said separating layer and in a gap between two metal pieces of said first metal layer, wherein a second opening in said polymer layer is over a second contact point of said first metal layer, wherein said second contact point is connected to said first contact point through said first opening; a second metal layer on said polymer layer, on said second contact point and vertically over an area of said first contact point, wherein said second metal layer is connected to said second contact point through said second opening, wherein said second metal layer comprises a second copper layer; and a tin-containing solder over said second metal layer and vertically over said area of said first contact point, wherein said tin-containing solder is connected to said first contact point through said first and second metal layers. 29. The chip of claim 28, wherein said separating layer comprises a silicon-oxynitride layer. 30. The chip of claim 28, wherein said second metal layer further comprises a titanium-containing layer under said second copper layer. 31. The chip of claim 28, wherein said first metal layer further comprises a titanium-containing layer under said first copper layer. 32. The chip of claim 28, wherein said second metal layer further comprises a nickel-containing layer over said second copper layer. 33. The chip of claim 28, wherein said second contact point has an area horizontally offset from said first contact point. 34. A circuit component comprising: a silicon substrate; multiple MOS devices in or on said silicon substrate; a first dielectric layer over said silicon substrate; a metallization structure over said first dielectric layer, wherein said metallization structure comprises a first circuit layer and a second circuit layer over said first circuit layer, wherein said metallization structure comprises electroplated copper; a second dielectric layer between said first and second circuit layers; a metal interconnect over said metallization structure; a passivation layer over said metallization structure, over said first and second dielectric layers and over said metal interconnect, wherein a first opening in said passivation layer is over a first contact point of said metal interconnect, and said first contact point is at a bottom of said first opening, and wherein a second opening in said passivation layer is over a second contact point of said metal interconnect, and said second contact point is at a bottom of said second opening, wherein said passivation layer has a thickness greater than 0.35 micrometers, wherein said passivation layer comprises a nitride layer; a metal layer over said passivation layer and on said first contact point, wherein said metal layer comprises a titanium-containing layer, a copper layer over said titanium-containing layer and a nickel layer on said copper layer, wherein said metal layer is connected to said first contact point through said first opening; a solder layer over said metal layer, wherein said solder layer comprises a lead-free alloy, wherein said solder layer is connected to said first contact point through said metal layer; and a wirebonded wire connected to said second contact point through said second opening, wherein said wirebonded wire is connected to said solder layer through said metal interconnect. 35. The circuit component of claim 34, wherein said titanium-containing layer comprises a titanium-tungsten alloy. 36. The circuit component of claim 34, wherein said titanium-containing layer comprises titanium nitride. 37. The circuit component of claim 34, wherein said wirebonded wire comprises a gold wire.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.