Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/455
G06F-013/24
G06F-003/048
출원번호
UP-0494110
(2009-06-29)
등록번호
US-7861245
(2011-02-24)
발명자
/ 주소
Bennett, Steven M.
Anderson, Andrew V.
Cota-Robles, Erik
Jeyasingh, Stalinselvaraj
Kagi, Alain
Neiger, Gilbert
Uhlig, Richard
출원인 / 주소
Intel Corporation
대리인 / 주소
Blakely, Sokoloff, Taylor & Zafman LLP
인용정보
피인용 횟수 :
0인용 특허 :
189
초록▼
In one embodiment, a method includes transitioning control to a virtual machine (VM) upon receiving a request from a virtual machine monitor (VMM), determining that the request to transition control is associated with a request to be informed of an open event window, performing an event window check
In one embodiment, a method includes transitioning control to a virtual machine (VM) upon receiving a request from a virtual machine monitor (VMM), determining that the request to transition control is associated with a request to be informed of an open event window, performing an event window check to determine whether an even window of the VM is open, and transitioning control to the VMM if the event window check indicates that the event window of the VM is open.
대표청구항▼
What is claimed is: 1. An apparatus comprising a processor to: receive a request to transition control from a virtual machine monitor (VMM) to a virtual machine (VM); determine that the request to transition control is associated with a request to be informed of an open event window of the VM, base
What is claimed is: 1. An apparatus comprising a processor to: receive a request to transition control from a virtual machine monitor (VMM) to a virtual machine (VM); determine that the request to transition control is associated with a request to be informed of an open event window of the VM, based on accessing a pending event indicator maintained by the VMM and determining that the pending event indicator maintained by the VMM is set to a delivery value; transition control to the VM in response to the request to transition control to the VM From the VMM; perform an event window check to determine whether an event window of the VM is open; transition control to the VMM if the event window check indicates that the event window of the VM is open; and if the VM does not have an open event window, repeat the event window check after each instruction executed by the VM until determining that the VM has the open event window. 2. The apparatus of claim 1, wherein the processor further to: inform the VMM that control is transitioned to the VMM due to an open event window of the VM. 3. The apparatus of claim 1, wherein the event window check is initially performed before the VM executes any instructions. 4. The apparatus of claim 1, wherein the event window check is initially performed after the VM executes any instructions. 5. The apparatus of claim 1, wherein the processor further to perform the following prior to determining that the VM has an open event window: detect a higher priority event associated with a transition of control to the VMM, transition control to the VMM; and inform the VMM that control is transitioned due to the higher priority event. 6. A processor, comprising: an interrupt request pin to receive a hardware interrupt signal input; and a hardware reorder buffer (ROB) logic, connected with the hardware interrupt request pin, to receive an interrupt window state signal input, an interrupt control signal input and at least one of the hardware interrupt signal input or a pending interrupt signal input, wherein the interrupt window state signal input indicates whether an interrupt window of a virtual machine (VM) is open, the interrupt control signal input indicates whether a pending interrupt is controlled by the VM or by a virtual machine monitor (VMM), the hardware interrupt signal input indicates that the pending interrupt is a hardware interrupt, and the pending interrupt signal input indicates that the pending interrupt is ready to be delivered to the VM by the VMM; the ROB logic to assert a first signal output when the hardware interrupt signal input is received, the interrupt control signal input indicates that the pending interrupt is controlled by the VM, and the interrupt window state signal input indicates that the VM's interrupt window is open, the first signal output indicating that a VM entry is to be generated, wherein the VM entry causes a transition of control from the VMM to the VM; the ROB logic to assert a second signal output when the interrupt window state signal input indicates that the VM's interrupt window is open and the pending interrupt signal input is received, the second signal output indicating that a VM exit is to be generated due to the open interrupt window, wherein the VM exit causes a transition of control from the VM to the VMM. 7. The processor of claim 6, further comprising: the ROB logic to assert a third signal output when the hardware interrupt signal input is received and the interrupt control signal input indicates that the pending interrupt is controlled by the VMM, wherein the third signal output indicates that a VM exit is to occur due to the hardware interrupt signal input. 8. The processor of claim 7, wherein VM exits due to hardware interrupts have priority over VM exits due to an open interrupt window. 9. The processor of claim 7, wherein both VM exits due to hardware interrupts and VM exits due to an open interrupt window have priority over the delivery of interrupts to the VM. 10. A method for a processor, comprising: receiving an interrupt window state signal input by a hardware reorder buffer (ROB) logic, wherein the interrupt window state signal input indicates whether an interrupt window of a virtual machine (VM) is open; receiving an interrupt control signal input by the ROB logic, wherein the interrupt control signal input indicates whether interrupts are controlled by the VM or by a virtual machine monitor (VMM); receiving at least one of a hardware interrupt signal input or a pending interrupt signal input by the ROB logic, wherein the hardware interrupt signal input indicates that a pending interrupt is a hardware interrupt, and the pending interrupt signal input indicates that the pending interrupt is ready to be delivered to the VM by the VMM; asserting a first signal output when the hardware interrupt signal input is received, the interrupt control signal input indicates that the pending interrupt is controlled by the VM, and the interrupt window state signal input indicates that the VM's interrupt window is open, the first signal output indicating that a VM entry is to be generated, wherein the VM entry causes a transition of control from the VMM to the VM; and asserting a second signal output when the interrupt window state signal input indicates that the VM's interrupt window is open and the pending interrupt signal input is received, the second signal output indicating that a VM exit is to be generated due to the open interrupt window, wherein the VM exit causes a transition of control from the VM to the VMM. 11. The method of claim 10, further comprising: asserting a third signal output when the hardware interrupt signal input is received and the interrupt control signal input indicates that the pending interrupt is controlled by the VMM, wherein the third signal output indicates that a VM exit is to occur due to the hardware interrupt signal input. 12. The method of claim 11, wherein VM exits due to hardware interrupts have priority over VM exits due to an open interrupt window. 13. The method of claim 12, wherein both VM exits due to hardware interrupts and VM exits due to an open interrupt window have priority over the delivery of interrupts to the VM.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (189)
Ryba Edward G. (Milpitas CA) Lipman Peter H. (Cupertino CA) Connell Jefferson J. (Cupertino CA) Weiss David (Palo Alto CA), Access control mechanism controlling access to and logical purging of access register translation lookaside buffer (ALB).
Gannon Patrick M. (Poughkeepsie NY) Gum Peter H. (Poughkeepsie NY) Hough Roger E. (Highland NY) Murray Robert E. (Woodstock NY), Apparatus and method for TLB purge reduction in a multi-level machine system.
Bealkowski Richard (Delray Beach FL) Blackledge ; Jr. John W. (Boca Raton FL) Cronk Doyle S. (Boca Raton FL) Dayan Richard A. (Boca Raton FL) Dixon Jerry D. (Boca Raton FL) Kinnear Scott G. (Boca Rat, Apparatus and method for preventing unauthorized access to BIOS in a personal computer system.
Brelsford David P. (Hyde Park NY) Cutler Melvin M. (Los Angeles CA) Lafitte Jean-Louis (Moens NY FRX) Gdaniec Joseph M. (Hyde Park NY) Osisek Damian L. (Vestal NY) Plambeck Kenneth E. (Poughkeepsie N, Apparatus and method for providing private and shared access to host address and data spaces by guest programs in a virt.
Heller Andrew R. (Morgan Hill CA) Worley ; Jr. William S. (Endicott NY), Authorization mechanism for transfer of program control or data between different address spaces having different storag.
Ermolovich Thomas R. (Lexington MA) Stewart Robert E. (Stow MA) Leonard Judson S. (Acton MA) Cutler David N. (Nashua NH), Communications device for data processing system.
Satou Mitsugu,JPX ; Iwata Shunichi,JPX, Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple isolated memories in an isolated execution environment.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple memory zones in an isolated execution environment.
Curtis, Bryce Allen, Cross-platform program, system, and method having a global registry object for mapping registry equivalent functions in an OS/2 operating system environment.
Morley Richard E. (Greenville NH), Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and met.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Executing isolated mode instructions in a secure system running in privilege rings.
Nakamura Kouji,JPX, Exposure apparatus, output control method for energy source, laser device using the control method, and method of producing microdevice.
Adams Phillip M. (Parowan UT) Holmstron Larry W. (Salt Lake City UT) Jacob Steve A. (South Weber UT) Powell Steven H. (Ogden UT) Condie Robert F. (Tuscon AZ) Culley Martin L. (Tuscon AZ), Kernels, description tables, and device drivers.
Johnson James Scott (Fort Worth TX) Short Tim (Duncanville TX) Intrater Gideon (Sunnyvale CA), Memory management circuit which provides simulated privilege levels.
Barnett Philip C.,GBX, Memory management method and apparatus for partitioning homogeneous memory and restricting access of installed applications to predetermined memory ranges.
Chemin Francois (Plaisir FRX) Ugon Michel (Maurepas FRX), Method and apparatus for certifying services obtained using a portable carrier such as a memory card.
Harold L. McFarland ; David R. Stiles ; Korbin S. Van Dyke ; Shrenik Mehta ; John Gregory Favor ; Dale R. Greenley ; Robert A. Cargnoni, Method and apparatus for debugging an integrated circuit.
Miller David A. ; Jansen Kenneth A. ; Culley Paul R. ; Taylor Mark ; Izquierdo Javier F., Method and apparatus for independently resetting processors and cache controllers in multiple processor systems.
Cotichini Christian,CAX ; Cain Fraser,CAX ; Ashworth David G.,CAX ; Livingston Peter Michael Bruce,CAX ; Solymar Gabor,CAX ; Gardner Philip B.,CAX ; Woinoski Timothy S.,CAX, Method and apparatus to monitor and locate an electronic device using a secured intelligent agent.
Luiz Fernando A. (Monte Sereno CA) Snyder Harlan C. (Saratoga CA) Sorg ; Jr. John H. (Los Gatos CA), Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system.
Kahle James Allan ; Loper Albert J. ; Mallick Soummya ; Ogden Aubrey Deene ; Sell John Victor, Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions w.
Hazard Michel (Mareil/Mauldre FRX) Ugon Michel (Maurepas FRX), Method for authenticating an external authorizing datum by a portable object, such as a memory card.
Melo Michael D. (Billerica MA), Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 8048.
Hazard Michel (Mareil/Mauldre FRX), Method for certifying the authenticity of a datum exchanged between two devices connected locally or remotely by a trans.
Ugon Michel (Maurepas FRX) Oisel Andr (Elancourt FRX), Method for checking the integrity of a program or data, and apparatus for implementing this method.
Greenstein Paul Gregory ; Guyette Richard Roland ; Rodell John Ted, Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for.
Panwar Ramesh ; Chamdani Joseph I., Method of executing coded instructions in a multiprocessor having shared execution resources including active, nap, and sleep states in accordance with cache miss latency.
Scalzi Casper A. (Poughkeepsie NY) Starke William J. (Austin TX), Method of using a target processor to execute programs of a source architecture that uses multiple address spaces.
Ganapathy Narayanan ; Stevens Luis F. ; Schimmel Curt F., Method, system and computer program product for dynamically allocating large memory pages of different sizes.
Eugene Feng ; Gary Phillips, Microcontroller system having allocation circuitry to selectively allocate and/or hide portions of a program memory address space.
Grimmer ; Jr. George G. ; Rhoades Michael W., Microcontroller with security logic circuit which prevents reading of internal memory by external program.
Goetz John W. ; Mahin Stephen W. ; Bergkvist John J., Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set archi.
Blomgren James S. (San Jose CA) Bracking Jimmy (San Jose CA) Richter David (San Jose CA) Spahn Francis (El Cerrito CA), Microprocessor with operation capture facility.
Hough Roger E. (Austin TX) Murray Robert E. (Kingston NY), Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals.
McDonald, Michael F.; Arora, Sumeet; Chu, Mark, Mutual exclusion at the record level with priority inheritance for embedded systems using one semaphore.
Reardon David C., Network security system allowing access and modification to a security subsystem after initial installation when a master token is in place.
Neufeld E. David (Tomball TX), Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data trans.
Provanzano Salvatore R. (Melrose MA) Aldrich Wilbert H. (Winchester MA) D\Angelo Robert A. (Windham NH) Drottar Emil P. (Ipswich MA) Finnegan ; Jr. John J. (Hudson NH) Heom James (Bedford MA) Hill La, Programmable controller.
Robinson Paul T. (Arlington MA) Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA), Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces.
John K. Gee ; David A. Greve ; David S. Hardin ; Allen P. Mass ; Michael H. Masters ; Nick M. Mykris ; Matthew M. Wilding, Real time processor capable of concurrently running multiple independent JAVA machines.
Goire Christian (Les Clayes Sous Bois FRX) Sigaud Alain (Elancourt FRX) Moyal Eric (Paris FRX), Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal.
Browne Hendrik A., Secure computer system and method of providing secure access to a computer system including a stand alone switch operable to inhibit data corruption on a storage device.
Mark J. Foster ; Saifuddin T. Fakhruddin ; James L. Walker ; Matthew B. Mendelow ; Jiming Sun ; Rodman S. Brahman ; Michael P. Krau ; Brian D. Willoughby ; Michael D. Maddix ; Steven L. Belt, Suspend/resume capability for a protected mode microprocesser.
Hudson Jerome D. ; Champagne Jean-Paul,FRX ; Galindo Mary A. ; Hickerson Cynthia M. K. ; Hickman Donna R. ; Lockhart Robert P. ; Saddler Nancy B. ; Stange Patricia A., System and method for accessing enterprise-wide resources by presenting to the resource a temporary credential.
Angelo Michael F. ; Olarig Sompong P. ; Wooten David R. ; Driscoll Dan J., System and method for performing secure device communications in a peer-to-peer bus architecture.
Inoue Taro (Sagamihara JPX) Umeno Hidenori (Kanagawa JPX) Tanaka Shunji (Sagamihara JPX) Yamamoto Tadashi (Kanagawa JPX) Ohtsuki Toru (Hadano JPX), System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode.
Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
Nardone Joseph M. ; Mangold Richard T. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant player for scrambled contents.
Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA) Robinson Paul T. (Arlington MA) Witek Richard T. (Littleton MA), Translation buffer for virtual machines with address space match.
Scott W. Devine ; Edouard Bugnion ; Mendel Rosenblum, Virtualization system including a virtual machine monitor for a computer with a segmented architecture.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.