$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Digital signal processing block having a wide multiplexer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-007/38
출원번호 US-0433120 (2006-05-12)
등록번호 US7865542 (2010-12-20)
발명자 / 주소
  • New, Bernard J.
  • Vadi, Vasisht Mantra
  • Wong, Jennifer
  • Ching, Alvin Y.
  • Thendean, John M.
  • Wong, Anna Wing Wah
  • Simkins, James M.
출원인 / 주소
  • Xilinx, Inc.
대리인 / 주소
    Thomas, George
인용정보 피인용 횟수 : 8  인용 특허 : 140

초록 ▼

A digital signal processing block having: 1) a first digital signal processing element including: a first multiplexer of a first plurality of multiplexers, the first multiplexer selecting between a first data input and a first zero constant input; and a first arithmetic unit coupled to the first plu

대표청구항 ▼

What is claimed is: 1. A digital signal processing block comprising:a first digital signal processing element comprising:a first multiplexer of a first plurality of multiplexers, the first multiplexer selecting between a first data input and a first zero constant input; anda first arithmetic unit co

이 특허에 인용된 특허 (140)

  1. Brian Martin Clinton IE, Adder circuit with the ability to detect zero when rounding.
    상세보기
  2. Gove Robert J. (Plano TX) Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford GB2), Address generator with controllable modulo power of two addressing capability.
    상세보기
  3. Yang,Gang; Zhang,Ning, Apparatus and method for immediate non-sequential state transition in a PN code generator.
    상세보기
  4. Griesemer, Robert, Apparatus and method for uniformly performing comparison operations on long word operands.
    상세보기
  5. Young, Steven P.; Bauer, Trevor J., Architecture and method for partially reconfiguring an FPGA.
    상세보기
  6. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Arithmetic circuit with multiplexed addend inputs.
    상세보기
  7. Guttag Karl M. ; Balmer Keith,GB2, Arithmetic logic unit with conditional register source selection.
    상세보기
  8. Howard,Ric; Katragadda,Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
    상세보기
  9. Phillips Christopher E. ; Wong Dale ; Pfalzer Karl W., Behavioral silicon construct architecture and mapping.
    상세보기
  10. Nakao Yuichi (Itami JPX), Booth array multiplying circuit having carry correction.
    상세보기
  11. Ramchandran,Amit, Cache for instruction set architecture.
    상세보기
  12. Ramchandran,Amit, Cache for instruction set architecture using indexes to achieve compression.
    상세보기
  13. Pajarre Eero,FIX ; Eerola Ville,FIX ; Saramaki Tapio,FIX ; Ritoniemi Tapani,FIX ; Husu Timo,FIX ; Ingalsuo Seppo,FIX, Calculation of a scalar product in a direct-type FIR filter.
    상세보기
  14. Morton Steven G. (Oxford CT) Abreu Enrique J. (Shelton CT), Cellular processor apparatus capable of performing floating point arithmetic operations.
    상세보기
  15. Nussbaecher Hans K. (Munich DEX), Circuit arrangement for accelerated carry formation in an adder device.
    상세보기
  16. Brian C. Faith ; Thomas Oelsner GB; Gary N. Lai, Configurable computational unit embedded in a programmable device.
    상세보기
  17. Lam, Peter Shing Fai; Dakhil, Dani; Shyr, Jin-sheng, Configuration bits layout.
    상세보기
  18. Hanrahan Shaila ; Phillips Christopher E., Configuration state memory for functional blocks on a reconfigurable chip.
    상세보기
  19. Shaila Hanrahan ; Christopher E. Phillips, Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit.
    상세보기
  20. Dani Y. Dakhil, DMA data streaming.
    상세보기
  21. Brown Glen W., DSP architecture for a FIR-type filter and method.
    상세보기
  22. Esposito,Ben, DSP circuitry for supporting multi-channel applications by selectively shifting data through registers.
    상세보기
  23. Aldrich, Bradley C.; Kolagotla, Ravi, DSP unit for multi-level global accumulation.
    상세보기
  24. Vassiliadis Stamatis (Vestal NY) Phillips James E. (Binghamton NY) Blaner Bartholomew (Newark Valley NY), Data dependency collapsing hardware apparatus.
    상세보기
  25. Scheuermann,W. James; Hogenauer,Eugene B., Data distributor in a computation unit forwarding network data to select components in respective communication method type.
    상세보기
  26. Heidari Bateni,Ghobad; Sambhwani,Sharad D., Data flow control for adaptive integrated circuitry.
    상세보기
  27. Langhammer, Martin; Starr, Gregory; Hwang, Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
    상세보기
  28. Wang Hsinshih, Digital data bit order conversion using universal switch matrix comprising rows of bit swapping selector groups.
    상세보기
  29. Chuang,Dan; Fang,Che; Wu,Bicheng William, Digital processing architecture using compiled dataflow definition.
    상세보기
  30. Sogo, Akira, Digital signal processor and digital signal processing system incorporating same.
    상세보기
  31. Kamiya Ryo,JPX, Digital signal processor architecture using signal paths to carry out arithmetic operations.
    상세보기
  32. Chamdani Joseph I. ; Alford Cecil O., Distributed instruction queue.
    상세보기
  33. Cruickshank Brian,CAX ; Mueller Rene M.,CAX, Dynamically reconfigurable DSP architecture for multi-channel telephony.
    상세보기
  34. Maulik Prabir C. ; Mandeep Chadha S. ; Kan Zhao, Efficient and scalable FIR filter architecture for decimation.
    상세보기
  35. Vadi,Vasisht Mantra, Efficient implementation of a bypassable flip-flop with a clock enable.
    상세보기
  36. Stoffers Brian L. (No. Billerica MA), Equal nine apparatus for supporting absolute value subtracts on decimal operands of unequal length.
    상세보기
  37. Young Steven P., FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines.
    상세보기
  38. Tavana Danesh ; Yee Wilson K. ; Holen Victor A., FPGA architecture with repeatable titles including routing matrices and logic matrices.
    상세보기
  39. Andrew J. Miller GB, FPGA implemented bit-serial multiplier and infinite impulse response.
    상세보기
  40. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA repeatable interconnect structure with hierarchical interconnect lines.
    상세보기
  41. Andrew Dewhurst GB; Gorden Work GB, Field programmable processor using dedicated arithmetic fixed function processing elements.
    상세보기
  42. Juan Yujen (Princeton Junction NJ), Fir filters with multiplexed inputs suitable for use in reconfigurable adaptive equalizers.
    상세보기
  43. Alva Henderson ; Francesco Cavaliere, Flexible accumulator register file for use in high performance microprocessors.
    상세보기
  44. Ranson Gregory L. ; Bockhaus John W. ; Lesartre Gregg B., Flexible circuitry and method for detecting signal patterns on a bus.
    상세보기
  45. Simpson Richard (Carlton GB3) Oakland Erick (Zavalla TX), Floating point exponent compare using repeated two bit compare cell.
    상세보기
  46. Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael, Floating point for simid array machine.
    상세보기
  47. Dibrino, Michael, Floating point multiplier/accumulator with reduced latency and method thereof.
    상세보기
  48. Nukiyama Tomoji (Tokyo JPX), Floating-point data rounding and normalizing circuit.
    상세보기
  49. Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
    상세보기
  50. Chatter Mukesh, High performance self modifying on-the-fly alterable logic FPGA, architecture and method.
    상세보기
  51. Luo, Fa-Long; Uvacek, Bohumir, IC for universal computing with near zero programming complexity.
    상세보기
  52. Ramchandran,Amit, Input pipeline registers for a node in an adaptive computing engine.
    상세보기
  53. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
    상세보기
  54. Melanson John Laurence ; Moeller Finn Thoeger,DKX, Integrated pre-adder for a multiplier.
    상세보기
  55. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
    상세보기
  56. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
    상세보기
  57. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr., Intermediate-grain reconfigurable processing device.
    상세보기
  58. Richard B Zeng, Linear address generator and method for generating a linear address using parallel computations and a single cycle algorithm.
    상세보기
  59. Shaila Hanrahan ; Simon Guo, Loading data plane on reconfigurable chip.
    상세보기
  60. Bradley L. Taylor, Local memory unit system with global access for use on reconfigurable chips.
    상세보기
  61. Rose Jonathan S. ; Bauer Trevor J., Logic block structure optimized for sum generation.
    상세보기
  62. Dani Y. Dakhil, Logic flag registers for monitoring processing system events.
    상세보기
  63. New Bernard J. (Los Gatos CA), Logic structure and circuit for fast carry.
    상세보기
  64. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Mathematical circuit with dynamic rounding.
    상세보기
  65. Blomgren, James S.; Brooks, Jeffrey S., Method and apparatus for a 5:2 carry-save-adder (CSA).
    상세보기
  66. Oberman Stuart F. ; Juffa Norbert ; Weber Fred, Method and apparatus for achieving higher frequencies of exactly rounded results.
    상세보기
  67. Jens Larry A. (Saratoga CA), Method and apparatus for comparing two numbers.
    상세보기
  68. Ethan Mirsky ; Robert French ; Ian Eslick, Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements.
    상세보기
  69. Williams, Anthony D., Method and apparatus for developing and placing a circuit design.
    상세보기
  70. Renno, Erik K.; Pedersen, Ronny; Strom, Oyvind, Method and apparatus for formatting numbers in microprocessors.
    상세보기
  71. Bernard J. New ; Steven P. Young, Method and apparatus for incorporating a multiplier into an FPGA.
    상세보기
  72. New, Bernard J.; Young, Steven P., Method and apparatus for incorporating a multiplier into an FPGA.
    상세보기
  73. Oberman Stuart ; Juffa Norbert ; Siu Ming ; Weber Frederick D ; Cherukuri Ravikrishna, Method and apparatus for multi-function arithmetic.
    상세보기
  74. Harding Stephen S. (Charlotte NC) Mace Jody L. (Charlotte NC) Swiatek Edward R. (Concord NC), Method and apparatus for numeric-to-string conversion.
    상세보기
  75. Hoffman Nathaniel,ILX, Method and apparatus for performing N bit by 2*N-1 bit signed multiplication.
    상세보기
  76. Anderson William Carroll ; Tomazin Thomas Joseph, Method and apparatus for performing rounding in a data processor.
    상세보기
  77. Bhushan, Bharat; Grochowski, Edward; Crawford, John, Method and apparatus for performing subtraction in redundant form arithmetic.
    상세보기
  78. Soo Paul J. (Sacramento CA), Method and apparatus for recognizing a bit pattern in a string of bits, altering the string of bits, and removing the al.
    상세보기
  79. Oberman Stuart, Method and apparatus for rounding and normalizing results within a multiplier.
    상세보기
  80. Stuart Oberman ; Norbert Juffa ; Ming Siu ; Frederick D Weber ; Ravikrishna Cherukuri, Method and apparatus for rounding in a multiplier.
    상세보기
  81. Oberman Stuart ; Siu Ming, Method and apparatus for simultaneously multiplying two or more independent pairs of operands and calculating a rounded products.
    상세보기
  82. Pan Shao Wei ; Wang Shay-Ping T., Method and system for performing an L.sub.11 norm operation.
    상세보기
  83. Volkonsky Vladimir Y.,RUX, Method for handling an overflow condition in a processor.
    상세보기
  84. Volkonsky Vladimir Y.,RUX, Method for handling an underflow condition in a processor.
    상세보기
  85. Guttag Karl M. ; Read Christopher J., Method, apparatus and system forming the sum of data in plural equal sections of a single data word.
    상세보기
  86. Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Chang Herman M. ; Nguyen Bai ; Tran Giap H., Methods for configuring FPGA's having variable grain blocks and logic for providing time-shared access to interconnect resources.
    상세보기
  87. Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Chang Herman M. ; Nguyen Bai ; Tran Giap H., Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources.
    상세보기
  88. Duborgel, Olivier, Microarchitecture of an arithmetic unit.
    상세보기
  89. Mor Yeshayahu (Cupertino CA), Microprocessor having multiplication circuitry implementing a modified Booth algorithm.
    상세보기
  90. Balmer, Keith; Hoyle, David; Nardini, Lewis, Microprocessor with instructions for shuffling and dealing data.
    상세보기
  91. Propster, John A.; Rowan, John H., Modular programmable signal processor.
    상세보기
  92. Liao,Heng, Multi-field classification using enhanced masked matching.
    상세보기
  93. Hung, Ching-Yu; Estevez, Leonardo W.; Rabadi, Wissam A., Multiplexer reconfigurable image processing peripheral having for loop control.
    상세보기
  94. Telikepalli Anil L. N., Multiplier circuit design for a programmable logic device.
    상세보기
  95. New Bernard J., Multiplier fabric for use in field programmable gate arrays.
    상세보기
  96. Poland Sid (Arlington TX), Multiply and divide unit for a high speed processor.
    상세보기
  97. Suk Hyun Hong, Multipurpose processor for motion estimation, pixel processing, and general processing.
    상세보기
  98. Chester David B. (961 Peacock Ave. ; NE. Palm Bay FL 32907) Young William R. (1532 Breezewood La. ; NW. Palm Bay FL 32907), Noncanonic fully systolic LMS adaptive architecture.
    상세보기
  99. Widigen Larry ; Sowadsky Elliot A., Optimized binary adder and comparator having an implicit constant for an input.
    상세보기
  100. Digari, Kailash; Deshmukh, Nitin, PLDs providing reduced delays in cascade chain circuits.
    상세보기
  101. Kim Chang Soo ; Nguyen Le T. ; Wong Roney S., Parallel multiplier that supports multiple numbers with different bit lengths.
    상세보기
  102. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
    상세보기
  103. Saulsbury,Ashley; Rice,Daniel S., Processing architecture having parallel arithmetic capability.
    상세보기
  104. Arbel Ygal, Programmable RISC-DSP architecture.
    상세보기
  105. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
    상세보기
  106. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
    상세보기
  107. Young,Steven P.; Bauer,Trevor J., Programmable integrated circuit providing efficient implementations of arithmetic functions.
    상세보기
  108. El Gamal Abbas (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Mohsen Amr (Saratoga CA), Programmable interconnect architecture.
    상세보기
  109. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli, Programmable logic array integrated circuits.
    상세보기
  110. Young,Steven P., Programmable logic block having lookup table with partial output signal driving carry multiplexer.
    상세보기
  111. Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
    상세보기
  112. Langhammer, Martin; Hwang, Chiao Kai; Starr, Gregory, Programmable logic device including multipliers and configurations thereof to reduce resource utilization.
    상세보기
  113. Langhammer, Martin; Hwang, Chiao Kai; Starr, Gregory, Programmable logic device including multipliers and configurations thereof to reduce resource utilization.
    상세보기
  114. Langhammer,Martin; Hwang,Chiao Kai; Starr,Gregory, Programmable logic device including multipliers and configurations thereof to reduce resource utilization.
    상세보기
  115. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with cascading DSP slices.
    상세보기
  116. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with pipelined DSP slices.
    상세보기
  117. Mohan, Sushma; Swami, Parvesh, Programmable logic devices having enhanced cascade functions to provide increased flexibility.
    상세보기
  118. Tod D. Wolf, Programmable, reconfigurable DSP implementation of a Reed-Solomon encoder/decoder.
    상세보기
  119. Wojcik David R. (Woburn MA) Jones Richard J. (Winchester MA) Aufiero James M. (Reading MA), Realtime digital diagnostic image processing system.
    상세보기
  120. Hung, Ching-Yu; Estevez, Leonardo W.; Rabadi, Wissam A., Reconfigurable SIMD coprocessor architecture for sum of absolute differences and symmetric filtering (scalable MAC engine for image processing).
    상세보기
  121. Box,Brian; Rudosky,John M.; Scheuermann,Walter James, Reconfigurable bit-manipulation node.
    상세보기
  122. Scheuermann,W. James; Frost, III,Otis Lamont, Reconfigurable filter node for an adaptive computing machine.
    상세보기
  123. Christopher E. Phillips ; Dale Wong ; Laurence H. Cooke, Reconfigurable logic for table lookup.
    상세보기
  124. Gatherer Alan ; Lemonds ; Jr. Carl E. ; Hocevar Dale E. ; Hung Ching-Yu, Reconfigurable multiply-accumulate hardware co-processor unit.
    상세보기
  125. Hanrahan Shaila ; Phillips Christopher E., Reconfigurable program sum of products generator.
    상세보기
  126. Knutson Paul G. (Indianapolis IN), Reconfigurable programmable digital filter architecture useful in communication receiver.
    상세보기
  127. Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
    상세보기
  128. Paysan Bernd,DEX, Recursively partitioned carry select adder.
    상세보기
  129. Toriumi Yoshitaka (Tokyo JPX), Rounding operation circuit.
    상세보기
  130. Ochotta Emil S. ; Wieland Douglas P., Routing architecture using a direct connect routing mesh.
    상세보기
  131. Kawano, Tetsuo; Furukawa, Hiroshi; Kasama, Ichiro; Imafuku, Kazuaki; Suzuki, Toshiaki, Semiconductor device having an arithmetic unit of a reconfigurable circuit configuration in accordance with stored configuration data and a memory storing fixed value data to be supplied to the arithmetic unit, requiring no data area for storing fixed value data to be set in a configuration memory.
    상세보기
  132. Kratz Gary L. (Warrenton VA) Sproul ; III William W. (Reston VA) Walendziewicz Eugene T. (Wakefield MA) Wallis Donald E. (Marblehead MA) Dennis Charles A. (Warrenton VA), Signal analyzer system.
    상세보기
  133. Delaruelle Antoine (Eindhoven NLX) De Loore Bart J. S. (Eindhoven NLX) De Bakker Patrick J. M. (Eindhoven NLX), Signal processor including programmable logic unit formed of individually controllable output bit producing sections.
    상세보기
  134. Said Ahmed (Beaverton OR) Seckora Michael (Gales Creek OR), Symmetric transposed FIR digital filter.
    상세보기
  135. Seawright, J. Andrew, System and method for control synthesis using a reachable states look-up table.
    상세보기
  136. Jacob,Rojit, System and method using embedded microprocessor as a node in an adaptable computing machine.
    상세보기
  137. Jacob,Rojit; Chuang,Dan Minglun, System and method using embedded microprocessor as a node in an adaptable computing machine.
    상세보기
  138. Lynch ; Jr. ; David D. ; Tower ; Lee W., System for addressing and address incrementing of arithmetic unit sequence control system.
    상세보기
  139. David Pearce ; Wesley Smith ; Karl Nordling ; Amir Hindie ; Karl Leinfelder ; Sebastian Gracias IN; Jim Beaney, System for dedicating a host processor to running one of a plurality of modem programs and dedicating a DSP to running another one of the modem programs.
    상세보기
  140. Robinson Jeffrey I. (New Fairfield CT) Rouse Keith (New Milford CT) Krassowski Andrew J. (San Jose CA) Montlick Terry F. (Bethlehem CT), System for dividing processing tasks into signal processor and decision-making microprocessor interfacing therewith.
    상세보기

이 특허를 인용한 특허 (8)

  1. Nagpal, Sumit; Maguluri, Sreevidya; Kumar, Prashanth, Circuit design with predefined configuration of parameterized cores.
    상세보기
  2. Sood, Santosh Kumar, Circuits for and methods of providing voltage level shifting in an integrated circuit device.
    상세보기
  3. Taylor, Bradley L., Configurable arithmetic block and a method of implementing a configurable arithmetic block in a device having programmable logic.
    상세보기
  4. Taylor, Bradley L., Configurable arithmetic block and method of implementing arithmetic functions in a device having programmable logic.
    상세보기
  5. Taylor, Bradley L., Device having programmable logic for implementing arithmetic functions.
    상세보기
  6. Simkins, James M.; Wennekamp, Wayne E.; Thendean, John M.; Elkins, Adam; Walke, Richard L., Digital signal processing block.
    상세보기
  7. Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Vadi, Vasisht M.; Poon, Chi Fung; Rab, Muhammad Asim, Digital signal processing block with preadder stage.
    상세보기
  8. Wendling, Xavier; Simkins, James M., Method of and circuit for implementing a filter in an integrated circuit.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로