$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Impedance matching circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-017/16
출원번호 US-0886228 (2004-07-07)
발명자 / 주소
  • Om, Hari
출원인 / 주소
  • Cypress Semiconductor Corporation
인용정보 피인용 횟수 : 9  인용 특허 : 167

초록

An impedance matching circuit has a reference impedance. A comparator has a first input coupled to a terminal of the reference impedance and has an output. A pull-up counter is coupled to the output of the single comparator.

대표청구항

What is claimed is: 1. An impedance matching circuit comprising: a reference impedance; a comparator having a first input coupled to a terminal of the reference impedance having an output and a second input of the comparator coupled to a constant reference voltage; a pull-up counter coupled to an ou

이 특허에 인용된 특허 (167)

  1. Ohuchi Kazunori (Yokohama JPX), Active pull-up circuit.
  2. Oprescu Florin (Sunnyvale CA) Van Brunt Roger (San Francisco CA), Adaptive clock skew and duty cycle compensation for a serial data bus.
  3. Wong Anthony Y. (Saratoga CA) Kwong David (Fremont CA) Yang Lee (Cupertino CA) Hsiao Charles (Fremont CA), All-CMOS high-impedance output buffer for a bus driven by multiple power-supply voltages.
  4. Platt Paul E. (Starkville MS), Apparatus and method for preserving data integrity in multiple-port RAMS.
  5. Allan,Scott Paul, Apparatus and method of tuning a digitally controlled input/output driver.
  6. Greaves Carlos A. (Austin TX) Zavaleta Mauricio A. (Austin TX), Bandgap voltage reference circuit.
  7. Nakamura Michinori (Yokohama JPX) Sugimoto Yasuhiro (Yokohama JPX), Bi-CMOS logic gate circuits for low-voltage semiconductor integrated circuits.
  8. Ruth ; Jr. Robert N. (San Diego CA), BiCMOS logic circuits with reduced crowbar current.
  9. Bloker Raymond E. (San Jose CA), BiCMOS output driver.
  10. Shu Lee-Lean (Los Altos CA) Knorpp Kurt (San Carlos CA), Binary weighted reference circuit for a variable impedance output buffer.
  11. Yu Robert Tapei (Tempe AZ), Bit sense line speed-up circuit for MOS RAM.
  12. Rees David B.,GBX, Bootstrap augmentation circuit and method.
  13. Sawada Kikuzo (Tokyo JPX), Bootstrap circuit.
  14. Millns John K. (Mottisfont GB2) Weeks Clive (Southampton GB2), Buffer circuit.
  15. Farhang Ali R. (Beaverton OR) Nogle Scott G. (Austin TX), Buffer circuit having variable output impedance.
  16. Fletcher Thomas D. (Orem UT) Burton Edward A. (Provo UT) Ma Benny T. (San Jose CA), CMOS driver circuit having reduced switching noise.
  17. Van Tran Hiep (Carrollton TX), CMOS driver which uses a higher voltage to compensate for threshold loss of the pull-up NFET.
  18. Tipon Donald G. (San Diego CA), CMOS low output voltage bus driver.
  19. Vajapey Sridhar ; Pham Luat Q., CMOS output buffer with slew rate control.
  20. Larsen Robert E. (Shingle Springs CA) Quader Khandker N. (Citrus Heights CA) Salmon Joseph H. (Placeville CA), CMOS output circuit using a low threshold device.
  21. Pinney David (Boise ID) Johnson Gary (Austin TX) Roberts Greg (Boise ID) Casper Steve (Boise ID), CMOS output pull-up driver.
  22. Vincelette Scott (Billerica MA), CMOS strobed comparator.
  23. Kalthoff Timothy V. (Tucson AZ), CMOS voltage reference and buffer circuit.
  24. Jang, Seong-Jin; Kwak, Jin-Seok, Circuit and method for controlling on-die signal termination.
  25. Atsumi Shigeru (Tokyo JPX) Tanaka Sumio (Tokyo JPX), Circuit for changing the voltage level of binary signals.
  26. Wilcox Milton E. (Saratoga CA), Circuit for driving two power mosfets in a half-bridge configuration.
  27. Pumo, Joseph; Belleville, Marc J. E., Clocked buffer circuit using a self-bootstrapping transistor.
  28. Moen ; Jr. Russell R. (Tigard OR) Suter Richard R. (Beaverton OR), Combined bias supply and power shut-off circuit with selective biasing.
  29. Taylor David L. (Carrollton TX), Complementary IGFET buffer with improved bipolar output.
  30. Aizaki Shingo (Kanagawa JPX), Constant-voltage generating circuit.
  31. Suzuki Yasoji (Ayase JPX) Shiraki Ryuzo (Tokyo JPX), Converter producing three output states.
  32. Lee Jang-kyu (Seoul KRX) Jeong Seong-wook (Seoul KRX), Data output buffer circuit with precharged bootstrap circuit.
  33. Park Kee W. (Kyoungki-do KRX), Data output buffer for a semiconductor memory device.
  34. Choi Yun-ho (Incheon KRX), Data output buffer with selective bootstrap circuit.
  35. McMahan Steven C. (Garland TX) Scheuer Kenneth C. (Austin TX) Ledbetter ; Jr. William B. (Austin TX) Gallup Michael G. (Austin TX) Gay James G. (Pflugerville TX), Data processor having an output terminal with selectable output impedances.
  36. Hoshi Satoru (Kawasaki JPX) Masuda Masami (Kawasaki JPX) Kawaguchi Takayuki (Yokohama JPX), Data read circuit for semiconductor storage device.
  37. Young Kenneth E. (Newark CA), Differential bit line clamp.
  38. Akrout Chekib (Ris Orangis FRX) Coppens Pierre (Savigny-Le-Temple FRX) Denis Bernard (Mennecy FRX) Urena Pierre-Yves (Vence FRX), Double stage sense amplifier for random access memories.
  39. Tobita Youichi (Itami JPX), Dram with reduced-test-time mode.
  40. Kano Toshiyuki (Tokyo JPX), Drive circuit comprising a subsidiary drive circuit.
  41. Countryman Roger S. (Austin TX) Khatri Sunil (El Cerrito CA), Driver circuit with self-adjusting impedance matching.
  42. Rosefield, Peter L.; Drapkin, Oleg; Temkine, Grigori; Caruk, Gordon F.; Thambimuthu, Roche; Sahdra, Kuldip; Balatsos, Aris, Dynamic impedance compensation circuit and method.
  43. Lieberman Donald A. (San Jose CA) Nemec John J. (Santa Clara CA), Dynamically reconfigurable memory system with programmable controller and FIFO buffered data channels.
  44. Coy Bruce H. (San Diego CA) Yuen Raymond C. (San Diego CA), ECL output with Darlington or common collector-common emitter drive.
  45. Bellet Jean-Marie (Geneva CHX), Electronic thermometer.
  46. Yuen Raymond C. (San Diego CA), Flip-flop control circuit.
  47. Kolwicz Kevin D. (Allentown PA) Mowery ; Jr. Gilbert L. (Allentown PA), Glitch lockout circuit for memory array.
  48. Rees David B.,GBX, High voltage-tolerant low voltage input/output cell.
  49. Kwong David, High-drive CMOS output buffer with noise supression using pulsed drivers and neighbor-sensing.
  50. Chung Michael S. (Bridgewater NJ) Shoji Masakazu (Warren NJ), IC chip with noise suppression circuit.
  51. Ikeoku, Takayuki; Hasunuma, Ryu; Namba, Kenji, Impedance calibration circuit.
  52. Kim, Nam-Seog; Cho, Uk-Rae, Impedance control circuit.
  53. Ooshita, Takeshi, Impedance control circuit for controlling multiple different impedances with single control circuit.
  54. Huang, Ren-Yuan; Hwang, Yi-Ren, Impedance matching circuit.
  55. Jin-Ho Lee KR, Impedance matching circuit for semiconductor memory device.
  56. Kato Hideo (Kawasaki JPX) Kikuchi Shinichi (Yokohama JPX) Nakai Hiroto (Kawasaki JPX) Iwahashi Hiroshi (Yokohama JPX), Input circuit of semiconductor integrated circuit and semiconductor integrated circuit having input circuit.
  57. Gabara Thaddeus J. (North Whitehall Township ; Lehigh County PA), Integrated circuit buffer with improved drive capability.
  58. Dijkmans Eise C. (Eindhoven NLX), Integrated circuit having an output stage with a Miller capacitor.
  59. Nazarian Hagop A. (San Jose CA) Raza S. Barbar (Sunnyvale CA), Integrated circuit with programmable speed/power adjustment.
  60. Uragami Akira (Takasaki JPX) Suzuki Yukio (Hinode JPX) Kadono Shinji (Fussa JPX) Iwamura Masahiro (Hitachi JPX) Masuda Ikuro (Hitachi JPX) Yamauchi Tatsumi (Hitachi JPX), Inverting logic buffer BICMOS switching circuit using an enabling switch for three-state operation with reduced dissipat.
  61. Kruest James R. (Poway CA), Level shift circuit for interfacing between two different voltage levels using a current mirror circuit.
  62. Schucker Douglas W. (Mesa AZ) Weaver David B. (Mesa AZ) Hickman Pat (Chandler AZ) Seelbach Walter C. (Fountain Hills AZ), Load controlled ECL transient driver.
  63. Pierce Kerry M. (Fremont CA) Carpenter Roger D. (Cupertino CA), Load programmable output buffer.
  64. Asano Masamichi (Tokyo JPX) Iwahashi Hiroshi (Yokohama JPX), Logic circuit having voltage booster.
  65. Dingwall Andrew Gordon Francis (Somerville NJ), Low power counting circuits.
  66. Merrill Richard B. (Daly City CA), Low voltage input and output circuits with overvoltage protection.
  67. Rosenthal Bruce D. (Los Gatos CA), Low-voltage, temperature compensated constant current and voltage reference circuit.
  68. Frederick Bruce A. (San Jose CA), MOS Depletion load circuit.
  69. Campbell ; Jr. Jules D. (Austin TX), MOS Driver circuit having capacitive voltage boosting.
  70. Street Dana C. (Placentia CA) Padgett Clarence W. (Westminster CA), MOS inverting power driver circuit.
  71. Keswick Paul D. (San Jose CA) Apland James M. (San Jose CA), MOS memory circuit with fast access time.
  72. Hoff ; Jr. ; Marcian E., MOS reference voltage circuit.
  73. Shichinohe Daisuke (Itami JPX) Nakao Kenji (Itami JPX), MOS transistor output circuit.
  74. Segawa Makoto (Tokyo JPX) Ariizumi Shoji (Tokyo JPX), MOSFET buffer circuit with an improved bootstrapping circuit.
  75. Young Kenneth E. (Newark CA) Bateman Bruce L. (San Jose CA), Memory array biasing circuit for high speed CMOS device.
  76. Jeddeloh Joseph M. (Minneapolis MN) Rooney Jeffrey J. (Red Wing MN) Nicholson Richard F. (Lake City MN) Klein Dean A. (Lake City MN), Memory controller with low skew control signal.
  77. Arcoleo Mathew R. ; Leong Raymond M. ; Johnson Derek R., Memory having selectable output strength.
  78. Rapp A. Karl (Los Gatos CA), Memory system current sense amplifier circuit.
  79. Lacey Timothy M. (Cupertino CA) Norris Christopher S. (Sunnyvale CA), Memory with minimized redundancy access delay.
  80. Watson ; Jr. Richard B. (Harvard MA) Collins Hansel A. (Clinton MA) Iknaian Russell (Groton MA), Method and apparatus for clock skew reduction through absolute delay regulation.
  81. Coy Bruce H. (San Diego CA) Rosky David S. (Leucadia CA), Method and apparatus for coupling an ECL output signal using a clamped capacitive bootstrap circuit.
  82. Coy Bruce H. (San Diego CA) Rosky David S. (Leucadia CA), Method and apparatus for coupling an ECL output signal using a clamped capacitive bootstrap circuit.
  83. Volk Andrew M. ; Asperheim Jennefer ; Lin Hou-Sheng ; Trivedi Romesh, Method and apparatus for dual mode output buffer impedance compensation.
  84. Hughes ; Jr. Thomas A. (Raleigh NC) Gray Carl T. (Cary NC) Liu Wentai (Cary NC) Cavin ; III Ralph K. (Cary NC), Method and apparatus for high speed digital sampling of a data signal.
  85. Reed John (Los Altos CA), Method and apparatus for high-speed bi-CMOS differential amplifier with controlled output voltage swing.
  86. Rosky David S. (Encinitas CA), Method and apparatus for signal level conversion with clamped capacitive bootstrap.
  87. Ilkbahar Alper ; Kleveland Bendik, Method and apparatus for slew rate and impedance compensating buffer circuits.
  88. Yung-soo Kim KR, Method and apparatus for synchronizing orthogonal frequency division multiplexing (OFDM) receiver.
  89. Ohno, Tsuyoshi, Method and circuit for producing control signal for impedance matching.
  90. Collins David F. (St. Peters PA) Lacey Brian C. (Glen Mills PA), Methods and apparatus for dynamically reducing ringing of driver output signal.
  91. Young Ian (Portland OR) Wong Keng L. (Portland OR) Smith Jeffrey (Portland OR), Microprocessor PLL clock circuit with selectable delayed feedback.
  92. Ganapathy Gopi (Austin TX), Microprocessor with software switchable clock speed and drive strength.
  93. Yuen Raymond C. (San Diego CA), Multi-level ECL series gating with temperature-stabilized source current.
  94. Lewallen Kent D. (Cupertino CA) Kok Moon-Seng (Milpitas CA) Schumann Steve (Santa Clara CA) Liu Woei-Jian (Milpitas CA), Multiple port memory array device including improved timing and associated method.
  95. Partovi Hamid (Westboro MA) Ngai John (Littleton MA), Noise reduction in CMOS driver using capacitor discharge to generate a control voltage.
  96. Burke Gary R. (Encinitas CA), Non-contact I/O signal pad scan testing of VLSI circuits.
  97. Cahill Joseph J. ; Williams Robert R., Off-chip driver circuit with reduced hot-electron degradation.
  98. Menkus,Christopher Alan; Taft,Robert Callaghan, On-chip resistor calibration apparatus and method.
  99. Jinbo Toshikatsu (Tokyo JPX), Output buffer circuit.
  100. Maruyama Shigeru,JPX, Output buffer circuit having a variable output impedance.
  101. Davis, Jeffrey B., Output buffer circuit with output voltage sensing for reducing switching induced noise.
  102. Ikeda Hiroshi (Yokohama JPX) Kimura Takashi (Zushi JPX) Fujiki Norio (Yokohama JPX), Output buffer circuits for reducing noise.
  103. Yasuda Kenichi (Hyogo JPX), Output buffer circuits including voltage compensation.
  104. Yu Ruey J. (Austin TX) Bormann Alan R. (Austin TX), Output buffer for improving di/dt.
  105. Yang Mann-Lu (Cupertino CA) Doluca Sinan (Mountain View CA), Output buffer preconditioning circuit.
  106. Platt Paul E. (Starkville MS), Output buffer tri-state noise reduction circuit.
  107. Dehganpour Sam (Austin TX) Pelley ; III Perry H. (Austin TX), Output buffer with improved di/dt.
  108. Rees David (Overton GBX), Output buffer with variable output impedance.
  109. Koide Kazuo (Tokyo JPX) Yamagishi Mikio (Ohme NJ JPX) Mori Kazutaka (Princeton NJ), Output circuit.
  110. Yoo Hah Y. (Jung-Gu KRX) Kim Young M. (Seo-Gu KRX) Hyun Jin I. (Yu-Sung KRX), Output circuit for a bipolar complementary metal oxide semiconductor.
  111. Rees David B.,GBX, Output voltage controlled impedance output buffer.
  112. Stewart Roger G. (Neshanic Station NJ), Overload protection circuit for output driver.
  113. Davis Jeffrey B. (Raymond ME), Overvoltage tolerant output buffer circuit.
  114. Phelan Cathal G. (Santa Clara CA), Parallel TESTMODE.
  115. Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX ; Tamura Hirotaka,JPX, Phase-locked loop circuit permitting reduction of circuit size.
  116. Miller Deborah L. (Hawthorn Woods IL) Miller John C. (Hawthorn Woods IL), Polyolefinic adjuvants.
  117. Fujiwara Atsushi (Kadoma JPX) Shibayama Akinori (Neyagawa JPX), Power circuit for a semiconductor apparatus.
  118. Childers Jimmie D. (Missouri City TX), Process of conserving charge and a boosting circuit in a high efficiency output buffer with NMOS output devices.
  119. Kim, Nam-Seog; Cho, Uk-Rae, Programmable impedance control circuit.
  120. Lee Kwang-Jin,KRX, Programmable impedance control output circuit and programmable impedance control method thereof in semiconductor device.
  121. Ruetz J. Eric (San Bruno CA), Programmable output drive circuit.
  122. Ruetz J. Eric (San Bruno CA), Programmable output drive circuit.
  123. Ong Randy T. (Cupertino CA) Menon Suresh M. (Sunnyvale CA) Kwan Hang (San Bruno CA), Programmable output driver for integrated circuits.
  124. Gary Gibbs ; Manoj B. Roge, Programmable transmission line impedance matching circuit.
  125. Imazu Taiji (Itami JPX) Takiguchi Masao (Itami JPX) Matsumoto Satoshi (Itami JPX) Nishitani Kazuharu (Itami JPX), Pulldown resistance control input circuit and output circuit.
  126. Iikbahar Alper (Santa Cruz CA), Pulse controlled impedance compensated output buffer.
  127. Waller William K. (Boise ID), Quick response CMOS voltage reference circuit.
  128. Furutani Kiyohiro (Itami JPX) Mashiko Koichiro (Itami JPX) Arimoto Kazutami (Itami JPX) Matsumoto Noriaki (Itami JPX) Matsuda Yoshio (Itami JPX), Random access memory device operable in a normal mode and in a test mode.
  129. Rees David,GBX ; Pant Sandeep,GBX, Reduced output swing with p-channel pullup diode connected.
  130. Lundberg James R. (Austin TX), Reduced-voltage NMOS output driver.
  131. Flannagan Stephen T. (Austin TX), Redundancy for a block-architecture memory.
  132. Murphy Colin N. (San Mateo CA) Pugh Robert G. (Menlo Park CA), Reference circuit.
  133. Castro Hernan A. (Shingle Springs CA), Reset circuit for redundant memory using CAM cells.
  134. Brennan ; Jr. James (Pilot Hill CA), Row redundancy for flash memories.
  135. Horne Stephen C. (Austin TX), Self-adjusting variable drive strength buffer circuit and method for controlling the drive strength of a buffer circuit.
  136. Aoyama,Satoshi; Hayashi,Atsuhiro; Takahashi,Yasuhiko, Semiconductor integrated circuit device.
  137. Horiguchi Masashi (Kawasaki JPX) Uchiyama Kunio (Kodaira JPX) Itoh Kiyoo (Higashi-kurume JPX) Sakata Takeshi (Kunitachi JPX) Aoki Masakazu (Tokorozawa JPX) Kawahara Takayuki (Hachioji JPX), Semiconductor integrated circuit device having power reduction mechanism.
  138. Tobias Eric (San Diego CA) Chen Chau-Shiong A. (San Diego CA), Semiconductor integrated circuit manufacturing process providing oxide-filled trench isolation of circuit devices.
  139. Iwahashi Hiroshi (Yokohama JPX) Asano Masamichi (Musashino JPX), Semiconductor integrated circuit with a response time compensated with respect to temperature.
  140. Aoyama Keizo (Yamato JPX), Semiconductor memory device.
  141. Hamada Mitsuhiro (Tokyo JPX), Semiconductor memory device.
  142. Oritani Atsushi (Yokohama JPX), Semiconductor memory device.
  143. Okajima Yoshinori (Kanagawa JPX), Semiconductor memory device having a redundancy.
  144. Iwahashi Hiroshi (Yokohama JPX) Suzuki Seigo (Yokohama JPX), Semiconductor memory with pulse controlled column load circuit.
  145. Song, Ho-Young, Seminconductor integrated circuit with termination circuit.
  146. Tran Hiep V. (Carrollton TX), Sense amplifier and method for sensing the outputs of static random access memory cells.
  147. Obata Takeo (Osaka JPX), Sense amplifier circuit having a power supply switching circuit.
  148. Steele Randy C. (Scottsdale AZ), Sense amplifier power down circuitry for programmable logic device.
  149. Phelan Cathal G. (Santa Clara CA), Sense amplifier with limited output voltage swing and cross-coupled tail device feedback.
  150. Holloway Peter R. (Andover MA), Single-supply IC digital-to-analog converter for use with microprocessors.
  151. Holloway, Peter R., Single-supply IC digital-to-analog converter for use with microprocessors.
  152. McClure David C. (Carrollton TX), Slew rate limited output buffer with bypass circuitry.
  153. Pierce Kerry M. (Fremont CA) Erickson Charles R. (Fremont CA), Soft wakeup output buffer.
  154. Noguchi Eiji (Kanagawa JPX) Aoyama Keizo (Yamato JPX), Static memory circuit.
  155. Hanamura Shoji (Kokubunji JPX) Kubotera Masaaki (Tokyo JPX) Sasaki Katsuro (Tokyo JPX) Oono Takao (Tokyo JPX) Ueda Kiyotsugu (Tokyo JPX), Static type semiconductor memory.
  156. Ochii Kiyofumi (Yokohama JPX), Static type semiconductor memory circuit.
  157. Kanuma Akira (Stanford CA), Substrate bias generation circuit.
  158. Ruth ; Jr. Robert N. (San Diego CA), TTL-level-output interface circuit.
  159. Rees David B.,GBX ; Withrington Jonathan,GBX, Transmission line impedance matching output buffer.
  160. Rees David B.,GBX, Ultra low power pumped n-channel output buffer with self-bootstrap.
  161. Yuen Raymond C. (San Diego CA), Unbuffered TTL-to-ECL translator with temperature-compensated threshold voltage obtained from a constant-current referen.
  162. Curtis Douglas R. (110 Highland Ave. Los Gatos CA 95030), Variable filter circuit.
  163. Om,Hari; Wright,Andrew J., Variable impedance output driver.
  164. Vullaganti,Kalyana C.; Hunt,Jeffery Scott, Variable impedance sense architecture and method.
  165. Porter John D. (Austin TX), Voltage range tolerant CMOS output buffer with reduced input capacitance.
  166. Maoz Barak (Highland Park NJ), Voltage variable FET resistor with chosen resistance-voltage relationship.
  167. Smith William H. (Poway CA) Chen Chau-Shiong (San Diego CA), Wafer-level burn-in testing of integrated circuits.

이 특허를 인용한 특허 (9)

  1. Chen, Wei Chih, Calibration circuit, integrated circuit having calibration circuit, and calibration method.
  2. Tran, Thanh T.; Shelton, Roger L., Downhole tool methods and systems with variable impedance control.
  3. Jeong, Yo Han, Impedance calibration circuit and semiconductor apparatus including the same.
  4. Jeong, Yo Han, Impedance calibration circuit and semiconductor apparatus including the same.
  5. Rödel, Reinhold, Motor vehicle having two vehicle electrical systems with different vehicle-electrical-system voltages.
  6. Nguyen, Huy M.; Gadde, Vijay; Stott, Bret G., Reference voltage and impedance calibration in a multi-mode interface.
  7. Shivaram, Suhas; Rangan, Giri N. K., Transmission driver impedance calibration circuit.
  8. Lee, Chao-Cheng; Lin, Jian-Ru; Wang, Shih-Wei; Ke, Guan-Hong, Transmission line driver circuit for automatically calibrating impedance matching.
  9. Venditti, Michael Ben, Transmitter output impedance calibration for output rise and fall time equalization and edge rate control.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로