$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

External memory controller node

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-012/00   
미국특허분류(USC) 711/149; 711/154
출원번호 US-0251905 (2008-10-15)
등록번호 US7979646 (2011-06-28)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Nixon Peabody LLP
인용정보 피인용 횟수 : 3  인용 특허 : 315
초록

A memory controller to provide memory access services in an adaptive computing engine is provided. The controller comprises: a network interface configured to receive a memory request from a programmable network; and a memory interface configured to access a memory to fulfill the memory request from the programmable network, wherein the memory interface receives and provides data for the memory request to the network interface, the network interface configured to send data to and receive data from the programmable network.

대표
청구항

What is claimed is: 1. A computing machine comprising:a memory;a plurality of heterogeneous computational nodes embodied in an integrated circuit and configured to make requests for memory accesses to the memory; anda memory controller configured to place the requests for memory accesses in a queue and allow accesses by the heterogeneous computational nodes to the memory in an order established by the queue.

이 특허에 인용된 특허 (315)

  1. Mani Meitav,Irit; Sarfati,Assaf. Accelerating responses to requests made by users to an internet. USP2006077082456.
  2. Glier Michael T. (Chepachet RI) Cole John (Northboro MA) Laird Mark (Milford MA). Adaptive classifier having multiple subnetworks. USP1997125701398.
  3. MacLellan John Austin ; Shober R. Anthony ; Wright Gregory Alan. Adaptive digital radio communication system. USP2001026185418.
  4. Hughes-Hartogs Dirk. Adaptive expansion table in a digital telephone receiver. USP2000086111935.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2004126836839.
  6. Benkeser Donald E. (Naperville IL) Cyr Joseph B. (Aurora IL) Greenberg Albert G. (Millburn NJ) Wright Paul E. (Basking Ridge NJ). Adaptive job scheduling for multiprocessing systems with master and slave processors executing tasks with opposite antic. USP1994115361362.
  7. Dawes Robert L. (Allen TX). Adaptive processing system having an array of individually configurable processing components. USP1990104967340.
  8. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas. Adaptive, multimode rake receiver for dynamic search and multipath reception. USP2003096618434.
  9. Bennett Toby D. ; Davis Donald J. ; Harris Jonathan C. ; Miller Ian D.. Apparatus and method for constructing data for transmission within a reliable communication protocol by performing portions of the protocol suite concurrently. USP2000096122670.
  10. Lee, Won-Ho. Apparatus and method for searching a base station in an asynchronous mobile communications system. USP2005056894996.
  11. David Lee TW; Cheng-Wang Huang TW. Apparatus and method for serial data communication between plurality of chips in a chip set. USP2002046381293.
  12. Roy Rupan. Apparatus and method of implementing systems on silicon using dynamic-adaptive run-time reconfigurable circuits for processing multiple, independent data and control streams of varying rates. USP2001096289434.
  13. Haddock Stephen R. (Los Gatos CA). Apparatus for translating frames of data transferred between heterogeneous local area networks. USP1996095560038.
  14. Master,Paul L.; Smith,Stephen J.; Watson,John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2006016986021.
  15. Bassett William W. ; Russ Robert M. ; Glorioso Charles A.. Appliance interface apparatus and automated residence management system. USP1998015706191.
  16. Robert Fu ; David D. Eaton ; Kevin K. Yee ; Andrew K. Chan. Architecture for field programmable gate array. USP2002076426649.
  17. Lamb Kenneth J. (Plympton GB2). Arithmetic logic and shift device. USP1988074760544.
  18. Gelfer, George G.; Kampert, Werner; Kubatzki, Ralf; Thiel, Wolfgang. Arrangement and method for offering a message when loading service data for a terminal device. USP2004126829633.
  19. Estes Mark D.. Associative network method and apparatus. USP1998035729754.
  20. Suzuki Kiyoshi,JPX ; Baxter Michael A. ; Hull Jonathan J.. Automatic capture and processing of facsimile transmissions. USP2000026021186.
  21. Childs Matthew H. (Arlington TX) Norcross Thomas M. (Arlington TX). Automatic data generation for self-test of cryptographic hash algorithms in personal security devices. USP1997045623545.
  22. Eriksson, H.ang.kan Bengt; Gustafsson, Kjell Berthold; Dent, Paul Wilkinson. Automatic gain control for slotted mode operation. USP2003056563891.
  23. Click ; Jr. Cliff N.. Automatic scheduling of instructions to reduce code size. USP2000056059840.
  24. Silverman David Phillip. Automatic telecommunications provider selection system. USP2001076263057.
  25. Flores,Roger; Bostwick,Ben. Automatic tracking of user progress in a software application. USP2006047032229.
  26. Kiema Arto (Oulu FIX) Keskitalo Ilkka (Jaali FIX) Jolma Petri (Oulu FIX) Savusalo Jari (Oulu FIX). Base station receiver equipment. USP1997115684793.
  27. Isfeld Mark S. ; Mallory Tracy D. ; Mitchell Bruce W. ; Seaman Michael J. ; Arunkumar Nagaraj. Bridge/router architecture for high performance scalable networking. USP1998095802278.
  28. Worley ; Jr. William S. (Saratoga CA) Bryg William R. (Saratoga CA) Baum Allen (Palo Alto CA). Cache memory consistency control with explicit software instructions. USP1987124713755.
  29. Fishman, Neil; Kadyk, Don; Curtis, Brent; Seinfeld, Marc; Ledsome, Mark. Caching transformed content in a mobile gateway. USP2005036871236.
  30. Kimball Robert H.. Cellular internet telephone. USP1999095953322.
  31. Lipasti Mikko Herman. Circuit arrangement and method of dispatching instructions to multiple execution units. USP2001046219780.
  32. Hickman Paul L. (27140 Moody Rd. Los Altos Hills CA 94022) Stephens Lawrence K. (1250 Mildred Ave. San Jose CA 95125). Communication configurator and method for implementing same. USP1997065635940.
  33. Martin Bryan R. ; Barraclough Keith. Communication interface between remote transmission of both compressed video and other data and data exchange with local peripherals. USP2000096119178.
  34. Lewis Russell F. ; Shadowens Mark B. ; Deffner Gerhard Paul Heinrich ; Birdwell Gerald G.. Communication system and methods for enhanced information transfer. USP2001026192255.
  35. Thompson E. Earle (Dallas TX) Birdwell Gerald G. (Richardson TX). Communication system and methods for enhanced information transfer. USP1994085335276.
  36. Thomas Gerard,FRX ; Lecomte Daniel,FRX ; Brignol Luc,FRX ; Christien Florence,FRX. Communications system and corresponding equipment for a subscriber installation. USP1999075920801.
  37. Burmeister Curt K. (Somerville MA) Harris Kevin W. (Nashua NH) Noyce William B. (Hollis NH) Hobbs Steven O. (Westford MA). Compiler allocating a register to a data item used between a use and store of another data item previously allocated to. USP1994085339428.
  38. Willis John Christopher ; Newshutz Robert Neill. Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models. USP1999125999734.
  39. Greenbaum Jack E. ; Baxter Michael A.. Compiling system and method for reconfigurable computing. USP1999085933642.
  40. Webb Richard F. (Baltimore MD). Complex arithmetic vector processor for performing control function, scalar operation, and set-up of vector signal proce. USP1988074760525.
  41. Crowder, Jr., George E.; Mehlberg, Jerry L.. Complex scheduling method and device. USP2003086606529.
  42. Kawan Joseph C. (Hollywood CA) Takata Melvin M. (Hermosa Beach CA) Samulon Alfred S. (Malibu CA) Parekh Dilip J. (Los Angeles CA) Marks Harvey (Canoga Park CA) Caruthers Douglas W. (Marina Del Rey CA. Computer and telephone apparatus with user friendly interface and enhanced integrity features. USP1996115572572.
  43. James M. Crawford, Jr. ; Mukesh Dalal ; Joachim Paul Walser DE. Computer implemented scheduling system and process using abstract local search technique. USP2002096456996.
  44. Sumimoto Shinji (Kawasaki JPX). Computer resource distributing method and system for distributing a multiplicity of processes to a plurality of computer. USP1996055522070.
  45. Bretscher John. Computer system architecture and method for multi-user, real-time applications. USP2001016175854.
  46. Baldwin David R. (Weybridge GBX). Computer system with clock shared between processors executing separate instruction streams. USP1995065428754.
  47. Casselman Steven M.. Computer with programmable arrays which are reconfigurable in response to instructions to be executed. USP2000026023755.
  48. Brian C. Faith ; Thomas Oelsner GB; Gary N. Lai. Configurable computational unit embedded in a programmable device. USP2002116483343.
  49. Asghar Saf M. ; Spak Michael E.. Configurable digital wireless and wired communications system architecture for implementing baseband functionality. USP1998085790817.
  50. Freeman Ross H. (San Jose CA). Configurable electrical circuit having configurable logic elements and configurable interconnects. USP1989094870302.
  51. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee. Configurable processor system unit. USP2002106467009.
  52. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA). Configuration features in a configurable logic array. USP1994085336950.
  53. Brewer Eric A. (Granada Hills CA) Chong Frederic T. (Cambridge MA). Construction of hierarchical networks through extension. USP1996055519694.
  54. Servi Leslie D. (Bedford MA) Keilson Julian (Watertown MA). Control process for allocating services in communications systems. USP1995015381546.
  55. Abbott, Curtis; Shahri, Homayoun. Count/address generation circuitry. USP2003076601158.
  56. Thomas Collins ; John Gregory ; Ralph Bestock. Cryptographic system. USP2002046378072.
  57. Davidson George S. (Albuquerque NM) Grafe Victor G. (Albuquerque NM). Data flow machine for data driven computing. USP1995115465368.
  58. Hoogerbrugge, Jan; Augusteijn, Alexander. Data processing device, method of executing a program and method of compiling. USP2003096615333.
  59. Scales ; III Hunter Ledbetter ; Diefendorff Keith Everett ; Olsson Brett ; Dubey Pradeep Kumar ; Hochsprung Ronald Ray ; Beavers Bradford Byron ; Burgess Bradley G. ; Snyder Michael Dean ; May Cathy . Data processing system for processing vector data and method therefor. USP2001036202130.
  60. Yoshioka Shinichi (Kodaira CA JPX) Arakawa Fumio (Menlo Park CA) Yajima Hiroshi (Tokyo JPX) Kashiwagi Yugo (Tokorozawa JPX). Data processor and method utilizing coded no-operation instructions. USP1996055515519.
  61. Butterfield Lee A ; Giallorenzi Thomas R ; Gibson ; Jr. L Andrew ; Griffin Dan M ; Harris Johnny M ; Perkins Steven B ; Steagall R William. Data scrambling system and method and communications system incorporating same. USP1999065917852.
  62. Segal, Oren; Avital, Yaniv; Moshe, Moshe; Reshef, Ehud. Data transfer scheme in a communications system incorporating multiple processing elements. USP2005026859434.
  63. Campbell Michael J. (Los Angeles CA) Finn Dennis J. (Los Angeles CA) Tucker George K. (Los Angeles CA) Vahey Michael D. (Manhattan Beach CA) Vedder Rex W. (Playa del Rey CA). Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and. USP1991065021947.
  64. Bernard J. New. Dedicated function fabric for use in field programmable gate arrays. USP2002026346824.
  65. Jain Rajendra K. (Sudbury MA). Delay-based congestion avoidance in computer networks. USP1993035193151.
  66. Blakeney ; II Robert D. (San Diego CA) Weaver ; Jr. Lindsay A. (Boulder CO) Ziv Noam A. (San Diego CA) Williamson Paul T. (San Diego CA) Padovani Roberto (San Diego CA). Demodulation element assignment in a system capable of receiving multiple signals. USP1996025490165.
  67. Cajolet Claude,CAX. Detecting available computers to participate in computationally complex distributed processing problem. USP2001026192388.
  68. Grube Gary W. (Palatine IL) Markison Timothy W. (Hoffman Estates ; IL). Detecting unauthorized modification of communication unit based on comparison between stored hardware identification cod. USP1995025388212.
  69. Grube Gary W. (Palatine IL) Markison Timothy W. (Hoffman Estates IL). Detection of unauthorized use of software applications in communication units. USP1995015379343.
  70. L'Ecuyer Brian Peter. Determining thresholds and wrap-around conditions in a first-in-first-out memory supporting a variety of read and write transaction sizes. USP2000106134629.
  71. Langhammer, Martin; Starr, Gregory; Hwang, Chiao Kai. Devices and methods with programmable logic and digital signal processing regions. USP2003036538470.
  72. Fukuoka Hiroki,JPX. Digital electronic camera having an external input/output interface through which the camera is monitored and controlled. USP1998055754227.
  73. Deng, Zhonghan John; Yang, David Xiao Dong; Ewedemi, Odutola Oluseye. Digital image sensor with on -chip programmable logic. USP2004086778212.
  74. Kadowaki Yukio,JPX. Digital signal processing device. USP1998085794067.
  75. Terepin Stephen (Farnborough GB2). Digital signal processor. USP1986124633386.
  76. Garde, Douglas. Digital signal processor having distributed register file. USP2003016510510.
  77. Gonion Jeffry E. ; Bilbrey Brett C.. Digital signal processor using a reconfigurable array of macrocells. USP2000076094726.
  78. Widergren Robert D. (Saratoga CA) Chen Wen-Hsiung (Sunnyvale CA) Fralick Stanley C. (Saratoga CA) Tescher Andrew G. (Claremont CA). Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback. USP1981114302775.
  79. Hsu, Jay; Zadrozny, Stanley. Digital wireless telephone system for downloading software to a digital telephone using wireless data link protocol. USP2003076587684.
  80. Carlson, Jeff M.; Callison, Ryan A.. Disconnecting a device on a cache line boundary in response to a write command. USP2004106807590.
  81. Altschul Randice-Lisa ; Volpe Lee S.. Disposable wireless telephone and method for call-out only. USP2000056061580.
  82. Jervis,Robert B.; Bocken,Xavier L.; Shurtz,Chad R.. Distributed computing of a job corresponding to a plurality of predefined tasks. USP2006016988139.
  83. Pian Chao-Kuang (Anaheim CA) Nguyen Minh-Tram D. (Anaheim CA) Posch Theodore E. (Fullerton CA) Juhre Jeffrey E. (Arlington Heights IL). Distributed data driven process. USP1992035099418.
  84. Galen C. Hunt. Dynamic classification of sections of software. USP2002046381735.
  85. Hardwick Jonathan C.,GBX. Dynamic load balancing among processors in a parallel computer. USP2001096292822.
  86. McMahon Douglas James ; Buzsaki George Albert. Dynamic memory allocation in a computer using a bit map index. USP1998075784699.
  87. Kogge Peter M. (Endicott NY). Dynamic multi-mode parallel processing array. USP1995125475856.
  88. Jerome M. Kurtzberg ; Menachem Levanoni. Dynamic resource allocation for user management in multi-processor time shared computer systems. USP2002036360263.
  89. DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy. Dynamically programmable gate array with multiple contexts. USP1998045742180.
  90. Santhanam Vatsa (Campbell CA). Efficient explicit data prefetching analysis and code generation in a low-level optimizer for inserting prefetch instruc. USP1997125704053.
  91. Song Jun Il,KRX. Electric home appliance real use state information collection and analysis apparatus. USP1998025721693.
  92. Eccles Edward S. (Bishop\s Cleeve GB2). Electronic circuit assembly an a substrate containing programmable switches. USP1995125479055.
  93. Cohen Joshua L. ; Dean Cecil A. ; du Breuil Thomas L. ; Heer Daniel Nelson ; Maher David P. ; Poteat Vance Eugene ; Rance Robert John. Electronic identifiers for network terminal devices. USP1999126005943.
  94. Roth, Charles P.; Singh, Ravi P.; Overkamp, Gregory A.. Exception handling using an exception pipeline in a pipelined processor. USP2004116823448.
  95. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A.. FPGA configurable logic block with multi-purpose logic/memory circuit. USP2000116150838.
  96. Casselman Steven Mark (Reseda CA). FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in. USP1997115684980.
  97. Fallside Hamish T. ; Smith Michael J. S.. FPGA-based communications access point and system for reconfiguration. USP2001126326806.
  98. Cloutier Jocelyn. FPGA-based processor. USP1999045892962.
  99. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David. Field programmable gate array and microcontroller system-on-a-chip. USP2004066751723.
  100. Trimberger Stephen M.. Field programmable gate array having programming instructions in the configuration bitstream. USP1999045892961.
  101. Holtzman, Jack M.; Bao, Gang. Forward-link scheduling in a wireless communication system during soft and softer handoff. USP2004076760587.
  102. Zinky, John A.; Schantz, Richard R.; Bakken, David E.; Loyall, Joseph P.. Framework for providing quality of service requirements in a distributed object-oriented computer system. USP2004026691148.
  103. Ishii Kenichi,JPX ; Osawa Tomoki,JPX. Frequency channel selection method for radio communication system. USP2001036198924.
  104. Ravi Subramanian ; Keith Rieken ; Uma Jha ; David M. Holmes ; Joel D. Medlock ; Murali Krishnan. Generic finger architecture for spread spectrum applications. USP2002106459883.
  105. Deering Michael F.. Geometry instructions for decompression of three-dimensional graphics data. USP2000026028610.
  106. Becklund Thomas K. ; Houg Todd C. ; Jackson Benton H. ; Sluiter David O. ; Ukura John R.. Graphics accelerator chip and method. USP1998055751295.
  107. Suzuki Kazumasa (Tokyo JPX). Hardware arrangement of effectively expanding data processing time in pipelining in a microcomputer system and a method. USP1997125694613.
  108. Chang Kyung Hi,KRX ; Park Hyung Rae,KRX ; Kyeong Mun Geon,KRX ; Shin Eung Soon,KRX ; Kang Yang Gi,KRX ; Park Youn Ok,KRX. Hardware-efficient demodulator for CDMA adaptive antenna array systems. USP2001066249251.
  109. Dave Bharat P. ; Jha Niraj K.. Hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems. USP2001096289488.
  110. Law Edwin S. ; Buch Kiran B. ; Baxter Glenn A. ; Pang Raymond C.. Hardwire logic device emulating an FPGA. USP2000096120551.
  111. Sihlbom, Bjorn; Stollon, Neal S.; McCaughey, Thomas. Heterogeneous integrated circuit with reconfigurable logic cores. USP2003116653859.
  112. Stephen L. Wasson. Heterogeneous programmable gate array. USP2002086433578.
  113. Heimlich Michael C. ; St. Hilaire Kenneth R.. Hierarchical adaptive state machine for emulating and augmenting software. USP1999055903886.
  114. Chatter Mukesh. High performance self modifying on-the-fly alterable logic FPGA, architecture and method. USP1998115838165.
  115. Toi,Takao. Image processing system. USP2006117142731.
  116. Raz Uri. Information transfer systems and method with dynamic distribution of data, control and management of information. USP2001096292827.
  117. Ramchandran,Amit. Input pipeline registers for a node in an adaptive computing engine. USP2007077249242.
  118. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M.. Integrated circuit with field programmable and application specific logic areas. USP2000076094065.
  119. Warren, Robert. Integrated circuit with multiple processing cores. USP2004016675284.
  120. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale. Integrated processor and programmable data path chip for reconfigurable computing. USP1999105970254.
  121. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H.. Integrated processor and programmable data path chip for reconfigurable computing. USP2001086282627.
  122. Mark Jamtgaard ; Jacob Sullivan ; Tyler Kohn. Intelligent harvesting and navigation system and method. USP2002086430624.
  123. Nukiyama Tomoji (Tokyo JPX). Interface circuit having a shift register inserted between a data transmission unit and a data reception unit. USP1987034649512.
  124. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F.. Intermediate-grain reconfigurable processing device. USP2001076266760.
  125. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F.. Intermediate-grain reconfigurable processing device. USP1999095956518.
  126. Roediger Robert Ralph ; Schmidt William Jon. Lifetime-sensitive instruction scheduling mechanism and method. USP2001106305014.
  127. Bradley L. Taylor. Local memory unit system with global access for use on reconfigurable chips. USP2002026347346.
  128. Horst Robert W.. Logical, fail-functional, dual central processor units formed from three processor units. USP1998115838894.
  129. Ruttenberg John C. (Waban MA). Loop scheduler. USP1996025491823.
  130. Wiedeman Robert A.. Low earth orbit communication satellite gateway-to-gateway relay system. USP1998055758261.
  131. Fuhrmann Amir Michael ; Rakib Selim Shlomo ; Azenkot Yehuda. Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant. USP1999115991308.
  132. Leaver Andrew ; Heile Francis B.. Mapping heterogeneous logic elements in a programmable logic device. USP2001026195788.
  133. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J.. Mapping requests from a processing unit that uses memory-mapped input-output space. USP2004026694380.
  134. Administration, with respect to an invention of; Fung, Lai-Wo. Massively parallel processor computer. USP1983044380046.
  135. Zemlyak, Boris; Cohen, Ariel. Master/slave processor memory inter accessability in an integrated embedded system. USP2003086604189.
  136. Matsumoto,Takenori; Kido,Naoshige. Matched filter and correlation detection method. USP2006016985517.
  137. Master Paul L. ; Hatley William T. ; Scheuermann II Walter J. ; Goodman Margaret J.. Method and apparatus for adaptable digital protocol processing. USP2001056237029.
  138. Greenfield, Zvi. Method and apparatus for communicating between multiple functional units in a computer environment. USP2003096618777.
  139. Cummings Mark R.. Method and apparatus for communicating information. USP1999055907580.
  140. Odnert Daryl (Boulder Creek CA) Santhanam Vatsa (Sunnyvale CA). Method and apparatus for compiling computer programs with interprocedural register allocation. USP1996095555417.
  141. Leong Sang F.. Method and apparatus for concurrent data processing. USP1999126006249.
  142. New Bernard J.. Method and apparatus for controlling the partial reconfiguration of a field programmable gate array. USP2000046046603.
  143. Tarsy Gregory (Scotts Valley CA) Woodard Michael J. (Fremont CA). Method and apparatus for cost-based heuristic instruction scheduling. USP1993045202993.
  144. Williams, Peter Michael; Arnold, Patrick Simon; Willerup, Frederik; Sowden, Anthony. Method and apparatus for device interaction by format. USP2004046721286.
  145. Krein William Todd ; Flaig Charles M. ; Kelly James D.. Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads. USP1998095802055.
  146. Ebcioglu Mahmut Kemal ; Groves Randall Dean. Method and apparatus for dynamic conversion of computer instructions. USP1998025721854.
  147. Bogin Zohar ; Freker David E.. Method and apparatus for dynamically placing portions of a memory in a reduced power consumption state. USP2000106141283.
  148. Fernando John S. ; Thurnhofer Stefan. Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths. USP2001086272616.
  149. Vilmur Richard J.. Method and apparatus for fast pilot channel acquisition using a matched filter in a CDMA radiotelephone. USP1999095950131.
  150. Semal, Pierre. Method and apparatus for interconnecting token ring lans operating in ATM. USP2003116647429.
  151. Knight Greg ; Nicholson Robert Bruce. Method and apparatus for invoking network agent functions using a hash table. USP2001096289375.
  152. Yoakum, John H.; Reaves, James E.; Alluisi, Paul D.. Method and apparatus for messaging between disparate networks. USP2004056735621.
  153. Lawande Sachin S. ; Ling Salim. Method and apparatus for operating the internet protocol over a high-speed serial bus. USP2001046219697.
  154. Walton, Jay R.; Wallace, Mark; Ketchum, John W.; Howard, Steven J.. Method and apparatus for processing data in a multiple-input multiple-output (MIMO) communication system utilizing channel state information. USP2004086785341.
  155. Meng Wan-Yu,TWX ; Chang Cheng-Kai,TWX ; Chang Hwai-Tsu,TWX ; Hsu Fang-Ru,TWX ; Lee Ming-Rong,TWX. Method and apparatus for processing data in a neural network. USP2000036041322.
  156. Bantz, David Frederick; Mastrianni, Steven J.; Mohindra, Ajay; Shea, Dennis G.. Method and apparatus for providing automatic configuration of a computer system based on its physical location using an electronically read schedule. USP2004036711617.
  157. Scholl Frederick W. (Riverdale NY) Coden Michael H. (New York NY). Method and apparatus for recovering data and clock information from a self-clocking data stream. USP1986034578799.
  158. McCabe Michael J. ; Williams Lee I. ; Goud Paul A.,CAX. Method and apparatus for reducing phase cancellation in a simulcast paging system. USP1999065913172.
  159. Tewfik Ahmed H. ; Swanson Mitchell D. ; Zhu Bin. Method and apparatus for scene-based video watermarking. USP2001056226387.
  160. Lin Chihuan Michael ; Tan Lani Jean. Method and apparatus for tracking program usage in a computer system. USP1999095949415.
  161. Lee Chong U. ; Moallemi Kamran ; Warren Robert L.. Method and apparatus for transporting auxiliary data in audio signals. USP1998105822360.
  162. Zehavi Ephraim (Haifa ILX). Method and apparatus for using Walsh shift keying in a spread spectrum communication system. USP1997025602833.
  163. Bruce V. Schwartz ; Russell S. Greer ; Stephen S. Boyle ; Mark A. Fox ; Alain S. Rossmann ; Mark G. Lentczner ; Andrew L. Laursen ; Brad E. Sandman. Method and architecture for interactive two-way communication devices to interact with a network. USP2002106473609.
  164. Jackson, Warren B.; Fromherz, Markus P. J.. Method and system for algorithm synthesis in problem solving. USP2005066912515.
  165. Fraser, Christopher Warwick. Method and system for compressing program code and interpreting compressed program code. USP2005066907598.
  166. Motoyama Tetsuro. Method and system for controlling and communicating with machines using multiple communication formats. USP1998105818603.
  167. Bertolet Allan Robert ; Clinton Kim P.N. ; Gould Scott Whitney ; Keyser III Frank Ray ; Reny Timothy Shawn ; Zittritsch Terrance John. Method and system for layout and schematic generation for heterogeneous arrays. USP1999065910733.
  168. Rechef Eran,ILX ; Raanan Gil,ILX ; Solan Eilon,ILX. Method and system for maintaining restricted operating environments for application programs or operating systems. USP2001036199181.
  169. Fijolek John G. ; Beser Nurettin B.. Method and system for providing quality-of-service in a data-over-cable system using configuration protocol messaging. USP2001046223222.
  170. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2003066577678.
  171. Sharma, Shallendra; Truong, Hung. Method and system for remote and local mobile network management. USP2004076766165.
  172. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale. Method for compiling high level programming languages into an integrated processor with reconfigurable logic. USP1999105966534.
  173. Mohan Sundararajarao ; Trimberger Stephen M.. Method for configuring FPGA memory planes for virtual hardware computation. USP2000046047115.
  174. Sven Wuytack BE; Francky Catthoor BE; Hugo De Man BE. Method for determining a storage bandwidth optimized memory organization of an essentially digital device. USP2002076421809.
  175. Mohsen H. Mardi. Method for marking packaged integrated circuits. USP2002036359248.
  176. Tiedemann ; Jr. Edward G. ; Holcman Alejandro Raul. Method for multi-mode handoff using preliminary time alignment of a mobile station operating in analog mode. USP1999025870427.
  177. Peter C. Bradley. Method for optimizing communication speed between processors. USP2002036360259.
  178. Harrison David A. ; Silver Joshua M. ; Soe Soren T.. Method for programming complex PLD having more than one function block type. USP1999105963048.
  179. Grube Gary W. (Palatine IL) Markison Timothy W. (Hoffman Estates IL) Weston Thomas E. (Marengo IL). Method for reprogramming a communication unit\s access to a wireless communication system. USP1996045507009.
  180. Wagner Ferdinand H. (24 Sterling Cir. ; Apt. 211 Wheaton IL 60187). Method of and apparatus for constructing a control system and control system created thereby. USP1994045301100.
  181. Guccione Steven A.. Method of designing FPGAs for dynamically reconfigurable computing. USP2000066078736.
  182. W. K. Meade, II. Method of gathering usage information and transmitting to a primary server and a third party server by a client program. USP2002066405214.
  183. Ebeling, W. H. Carl; Hogenauer, Eugene B.. Method, system and software for programming reconfigurable hardware. USP2004056732354.
  184. Pechanek Gerald G. ; Revilla Juan Guillermo ; Barry Edwin F.. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor. USP2001016173389.
  185. Edwin F. Barry ; Gerald G. Pechanek. Methods and apparatus for instruction addressing in indirect VLIW processors. USP2002036356994.
  186. Guy E. Blelloch ; Phillip B. Gibbons ; Yossi Matias IL; Girija J. Narlikar. Methods and apparatus for scheduling parallel processors. USP2002086434590.
  187. Thomas L. Drabenstott ; Gerald G. Pechanek ; Edwin F. Barry ; Charles W. Kurak, Jr.. Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution. USP2002046366999.
  188. Agrawal, Om P.; Sharpe-Geisler, Bradley A.; Chang, Herman M.; Nguyen, Bai; Tran, Giap H.. Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources. USP2003076590415.
  189. Budrovic, Martin T.; Kolson, David J.. Methods, systems, and computer program products for compressing a computer program based on a compression criterion and executing the compressed program. USP2005036865664.
  190. Ehlig,Peter N.; Boutaud,Frederic; Hollander,James F.. Microphone/speaker system with context switching in processor. USP2006016986142.
  191. Lentz Derek J. ; Hagiwara Yasuaki ; Lau Te-Li ; Tang Cheng-Long ; Nguyen Le Trong. Microprocessor architecture capable of supporting multiple heterogeneous processors. USP2001086272579.
  192. Lentz, Derek J.; Hagiwara, Yasuaki; Lau, Te-Li; Tang, Cheng-Long; Nguyen, Le Trong. Microprocessor architecture capable of supporting multiple heterogeneous processors. USP2003086611908.
  193. Carter William S. (Santa Clara CA). Microprocessor oriented configurable logic element. USP1988074758985.
  194. Witt David B.. Microprocessor with dynamically extendable pipeline stages and a classifying circuit. USP1998115835753.
  195. Lee David Y.. Mobile base station. USP2001066246883.
  196. Lee Peter ; Carpenter Brian Ashley ; Noll Mark Garner ; Reiland Robert E.. Mobile client computer with radio frequency transceiver. USP1999025873045.
  197. McGregor Donald S. (Danville CA) McGregor Gregory M. (Danville CA). Mobile phone with internal call accounting controls. USP1997045625669.
  198. Harrison R. Loyd (Fullerton CA) Davies Steven P. (Ontario CA). Modular array processor architecture having a plurality of interconnected load-balanced parallel processing nodes. USP1997125701482.
  199. Kung, Shao-Tsu. Modularized functionality enhancement for a cellular telephone. USP2004046718182.
  200. Araki Toshiyuki,JPX ; Aoki Katsuji,JPX. Motion vector detection apparatus. USP2000116154492.
  201. Leung Wu-Hon F. (Downers Grove IL) Morgan Michael J. (Warrenville IL) Tu Shi-Chuan (Lisle IL). Multi-media virtual circuit. USP1990024905231.
  202. Schunk, Richard; Young, Desmond. Multi-service network switch with quality of access. USP2005126980515.
  203. Weigand David L. ; Malek Charles J.. Multi-tasking sequencer for a TDMA burst mode controller. USP1998105822308.
  204. Nosenchuck Daniel M. (Mercerville NJ) Littman Michael G. (Philadelphia PA). Multinode reconfigurable pipeline computer. USP1989034811214.
  205. Dent Paul W.,SEX. Multiple access communications system and method using code and time division. USP1999045894473.
  206. Barroso, Luiz A.; Gharachorloo, Kourosh; Nowatzyk, Andreas; Ravishankar, Mosur K.; Stets, Jr., Robert J.. Multiprocessor cache coherence system and method in which processor nodes and input/output nodes are equal participants. USP2004016675265.
  207. Prasanna G.N. Srinivasa. Multiprocessor scheduling and execution. USP1998045742821.
  208. Swee B. Lim. Name service for a redundant array of internet servers. USP2002036360256.
  209. Pannell, Donald Robert. Network switch with head of line input buffer queue clearing. USP2003016510138.
  210. Wang Shay-Ping Thomas. Neural network and method of using same. USP1998025720002.
  211. Shimokawa Yoshiyuki (Tokyo JPX). Neuro-chip and neurocomputer having the chip. USP1996055517600.
  212. Moreno Jaime Humberto. Object-code compatible representation of very long instruction word programs. USP1999095951674.
  213. Leem,Young Hie. On demand contents providing method and system. USP2006057044741.
  214. Alpert Alan I. (Hopewell Junction NY) Greenstein Paul G. (Fishkill NY) Rodell John T. (Wappingers Falls NY) Raghayan Ramanathan (Austin TX). Optimizing assembled code for execution using execution statistics collection, without inserting instructions in the cod. USP1996065530964.
  215. Row Edward John ; Boucher Laurence B. ; Pitts William M. ; Blightman Stephen E.. Parallel I/O network file server architecture. USP1999085931918.
  216. Gifford David K. (Cambridge MA). Parallel processing system with processor array and network communications system for transmitting messages of variable. USP1992115165023.
  217. Bishop Chapman Brock ; Eli Chiprout ; Elmootazbellah Nabil Elnozahy ; David Brian Glasco ; Ramakrishnan Rajamony ; Freeman Leigh Rawson, III ; Ronald Lynn Rockhold. Performance monitoring in a NUMA computer. USP2002026349394.
  218. Takeda Masaki,JPX. Pipeline processing device, clipping processing device, three-dimensional simulator device and pipeline processing metho. USP1998035734808.
  219. Urban G. Daniel (Silver Spring MD) McCarthy Robert (Arlington VA) Schuchman David (Rockville MD) Bruno Ronald (Arlington VA). Position enhanced cellular telephone system. USP1997055630206.
  220. Gehman Judy M.. Priority arbiter with shifting sequential priority scheme. USP2000066073132.
  221. Schepers Jorg,DEX. Process for dividing instructions of a computer program into instruction groups for parallel processing. USP1998015712996.
  222. Oowaki Yukihito,JPX ; Fujii Hiroshige,JPX ; Sekine Masatoshi,JPX. Processor and information processing apparatus with a reconfigurable circuit. USP2000126157997.
  223. Mohamed Moataz A. ; Spence John R. ; Malich Kenneth W.. Processor containing data path units with forwarding paths between two data path units and a unique configuration or register blocks. USP2001106301653.
  224. Bartkowiak John G. ; Lynch Thomas W.. Processor having a bus interconnect which is dynamically reconfigurable in response to an instruction field. USP1998065771362.
  225. Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808. Processor utilizing reconfigurable process segments to accomodate data word length. USP1988054748585.
  226. Noel-Baron Bertrand,DEX ; Carre Laurent,FRX. Processor with specialized handling of repetitive operations. USP2001066247125.
  227. Mar, Monte. Programmable analog system architecture. USP2005096941336.
  228. Dabbish Ezzat A. (Buffalo Grove IL) Puhl Larry C. (Sleepy Hollow IL) Brendle William L. (Carol Stream IL). Programmable array logic self-checking system. USP1992025090015.
  229. Brown Glen W.. Programmable data flow processor for performing data transfers. USP2000106128307.
  230. Furuta Koichiro,JPX ; Fujii Taro,JPX ; Motomura Masato,JPX. Programmable device with an array of programmable cells and interconnection network. USP2001086281703.
  231. Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA). Programmable logic cell and array. USP1992095144166.
  232. Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA). Programmable logic cell and array with bus repeaters. USP1993065218240.
  233. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer. Programmable logic device including configuration data or user data memory slices. USP1999095959881.
  234. Langhammer, Martin; Hwang, Chiao Kai; Starr, Gregory. Programmable logic device including multipliers and configurations thereof to reduce resource utilization. USP2003046556044.
  235. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer. Programmable logic device with hierarchical confiquration and state storage. USP1998075778439.
  236. Tod D. Wolf. Programmable, reconfigurable DSP implementation of a Reed-Solomon encoder/decoder. USP2002056385751.
  237. Schreiber, Robert S.; Rau, B. Ramakrishna; Gupta, Shail Aditya; Kathail, Vinod K.; Anik, Sadun. Programmatic synthesis of processor element arrays. USP2003016507947.
  238. Mohamed Moataz Ali. Programming a vector processor and parallel programming of an asymmetric dual multiprocessor comprised of a vector processor and a risc processor. USP2000016016395.
  239. Hinedi Sami M. ; Griep Karl R. ; Million Samson. Punctured serial concatenated convolutional coding system and method for low-earth-orbit satellite data communication. USP2001036202189.
  240. Katsutoshi Ito JP. Radio communication apparatus employing a rake receiver. USP2002066408039.
  241. New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao. Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM. USP2000076091263.
  242. Kasamizugami Masayoshi,JPX. Rapidly-readable register file. USP2001046219756.
  243. Rupp Charle R.. Reconfigurable computer architecture for use in signal processing applications. USP1998075784636.
  244. Ebeling William Henry Carl ; Cronquist Darren Charles ; Franklin Paul David. Reconfigurable computing architecture for providing pipelined data paths. USP2000026023742.
  245. Donohoe, Gregory. Reconfigurable data path processor. USP2005046883084.
  246. Shogo Nakaya JP. Reconfigurable device having programmable interconnect network suitable for implementing data paths. USP2002106469540.
  247. John Morelli ; H. Richard Kendall. Reconfigurable logic for a computer. USP2002086438737.
  248. Alan David Marshall GB; Anthony Stansfield GB; Jean Vuillemin FR. Reconfigurable processor devices. USP2002036353841.
  249. Knutson Paul G. (Indianapolis IN). Reconfigurable programmable digital filter architecture useful in communication receiver. USP1995025388062.
  250. Pietzold ; III Alfred W. ; Hessel Clifford ; Orsini Louis M. ; Gorton John E. ; Mackey Christopher D.. Reconfigurable radio system architecture. USP2000076091765.
  251. Michael G. Taylor ; Charles W. Shanley ; William J. Ooms. Reconfigurable systems using hybrid integrated circuits with optical ports. USP2002066410941.
  252. Ryan Arthur ; Andrade Hugo. Reconfigurable test system. USP2001106311149.
  253. Hudson Michael ; Moore Daniel L.. Redefinable signal processing subsystem. USP2000106134605.
  254. Chiang John M.. Register access controller which prevents simultaneous coupling of more than one register to a bus interface. USP2000016018783.
  255. Sazzad Sharif Mohammad ; Pearlstein Larry. Registers and methods for accessing registers for use in a single instruction multiple data system. USP2001016175892.
  256. Trimberger Stephen M.. Reprogrammable instruction set accelerator. USP1998045737631.
  257. Kelleher Brian M. ; Dewey Thomas E.. Scalable graphics processor architecture. USP2000076088043.
  258. Ohkami Takahide (Newton MA). Scaleable very long instruction word processor with parallelism matching. USP1997025600810.
  259. Freund Richard F.. Scheduling framework for a heterogeneous computer network. USP2000066076174.
  260. Malek Charles J. ; Weigand David L. ; Rose Dennis M. ; Socci Gerard G.. Seamless handover in a cordless TDMA system. USP1998105822313.
  261. Kloth, Raymond J.; Morishige, Kevin D.; Pullela, Venkateshwar Rao. Search engine for forwarding table content addressable memory. USP2003056570877.
  262. Karen W. Halford ; Gayle Patrick Martin ; Julian Bartow Willingham ; Mark A. Webster ; Gregory S. Sinclair. Selective modification of antenna directivity pattern to adaptively cancel co-channel interference in TDMA cellular communication system. USP2002066411612.
  263. Edwards Stephen W. (Madison AL). Self-clocking pipeline register. USP1996075534796.
  264. Macias Nicholas J. ; Henry ; III Lawrence B. ; Raju Murali Dandu. Self-reconfigurable parallel processor made from regularly-connected self-dual code/data processing cells. USP1999035886537.
  265. Yamanaka, Hidekazu; Horiyama, Takashi. Self-synchronous logic circuit having test function and method of testing self-synchronous logic circuit. USP2004116819140.
  266. Scott Bierly ; Marc Harlacher ; Aaron Weinberg. Sequential-acquisition, multi-band, multi-channel, matched filter. USP2002076421372.
  267. Howard, Michael L.; Harper, Jr., William R.. Service provider for providing data, applications and services to embedded devices and for facilitating control and monitoring of embedded devices. USP2003076601086.
  268. Cartier Michel,FRX. Signal processing circuit to implement a Viterbi algorithm. USP1999035881106.
  269. Shaw Venson M. (111 Reldyes Ave. Leonia NJ 07605) Shaw Steven M. (111 Reldyes Ave. Leonia NJ 07605). Single chip integrated circuit system architecture for document installation set computing. USP1997025600844.
  270. Klingman Edwin E.. Single chip microcontroller having down-loadable memory organization supporting "shadow" personality, optimized for bi-d. USP1999015860021.
  271. Kopp Randall L. (Irvine CA) Johnson S. Val (Anaheim CA). Single-chip self-configurable parallel processor. USP1995095450557.
  272. May Gregory J.. Software metering management of remote computing devices. USP2000026021492.
  273. Fette Bruce Alan ; Millman Jack H.. Software programmable radio and method for configuring. USP2000046052600.
  274. Sachs Howard G. (Belvedere CA) Arya Siamak (Palo Alto CA). Software scheduled superscalar computer architecture. USP1996095560028.
  275. Dowling, Eric M.. Split embedded DRAM processor. USP2004076760833.
  276. Graf ; III W. Alfred. Synchronizing clock pulse generator for logic derived clock signals with synchronous clock suspension capability for a p. USP1999065912572.
  277. Bigo Firmin (Cagnes-sur-Mer FRX) Spagnol Victor (Cagnes-sur-Mer FRX). Synchronous communications scheduler allowing transient computing overloads using a request buffer. USP1993115261099.
  278. Jourdenais Karen C. (Concord MA) Frankel James L. (Lexington MA) Goldhaber Steven N. (Boulder CO) Seamonson Linda J. (Wellesley MA). System and method for compiling a source code supporting data parallel variables. USP1995015381550.
  279. Baxter Michael A.. System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware. USP1998085794062.
  280. Iadanza Joseph Andrew (Hinesburg VT). System and method for dynamically reconfiguring a programmable gate array. USP1997075646544.
  281. Lee, Whay Sing; Rao, Raghavendra J.; Chong, Jr., Fay. System and method for efficient write operations for repeated snapshots by copying-on-write to most recent snapshot. USP2005046883074.
  282. Hendrickson, Keith; Maguy, William; Prehn, Paul; Stamos, Nick; Su, Annie. System and method for measuring wireless device and network usage and performance metrics. USP2004066754470.
  283. Kolls Brock. System and method for networking and controlling vending machines. USP2000056056194.
  284. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G.. System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects. USP2001056230307.
  285. Spies Terence R. ; Simon Daniel R.. System and method for secure purchase and delivery of video content programs. USP2000046055314.
  286. Bimm, Mike Steven; Clark, Douglas Patrick; Kleinbach, Steven John; Tory, Daniel Charles; Custeau, Randall David; Russell, Robert Joseph; Cai, Yueqiang. System and method for universal service activation. USP2005056901440.
  287. Freund Gregor. System and methodology for managing internet access on a per application basis for client computers connected to the int. USP1999115987611.
  288. Taylor Brad (Oakland CA) Dowling Robert (Albany CA). System for compiling algorithmic language source code for implementation in programmable hardware. USP1997025603043.
  289. Mohamed, Moataz A.; Bindloss, Keith M.. System for efficient operation of a very long instruction word digital signal processor. USP2004016684319.
  290. De Oliveira Kastrup Pereira, Bernardo; Bink, Adrianus J.; Hoogerbrugge, Jan. System for executing computer program using a configurable functional unit, included in a processor, for executing configurable instructions having an effect that are redefined at run-time. USP2004046721884.
  291. Cantone Michael R. (Westfield NJ) Woo Nam-Sung (New Providence NJ). System for synthesizing field programmable gate array implementations from high level circuit descriptions. USP1997015594657.
  292. Long William A.. System for transparently identifying and matching an input/output profile to optimal input/output device parameters. USP1999035890014.
  293. Albrecht Alain,FRX ; Fleurisson Marc,FRX ; Gibello Pierre-Yves,FRX ; Richoux Bruno,FRX ; Sehabiague Bruno,FRX. System using designer editor and knowledge base for configuring preconfigured software in an open system in a distribute. USP1999095950011.
  294. Simons Barbara Bluestein ; Sarkar Vivek. System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by th. USP1999035887174.
  295. Ainsworth,Scott G.; Hawkins,Charles F.; Plaster,Donald J.. Systems and methods for obtaining digital signatures on a single authoritative copy of an original electronic record. USP2006117139910.
  296. Ginter Karl L. ; Shear Victor H. ; Sibert W. Olin ; Spahn Francis J. ; Van Wie David M.. Systems and methods for secure transaction management and electronic rights protection. USP1999045892900.
  297. Ginter, Karl L.; Shear, Victor H.; Spahn, Francis J.; Van Wie, David M.. Systems and methods for secure transaction management and electronic rights protection. USP2003106640304.
  298. Tam Ulrica ; Berl Steven H.. Technique for capturing information needed to implement transmission priority routing among heterogeneous nodes of a computer network. USP2000096115751.
  299. Berl Steven H. ; Patel Kushal A.. Technique for maintaining prioritization of data transferred among heterogeneous nodes of a computer network. USP1999115991302.
  300. Peters J. Michael ; Battista Barry ; Brown Christopher. Telecommunication user account management system and method. USP1999035884284.
  301. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA). Time multiplexed programmable logic device. USP1997075646545.
  302. Wise Adrian Philip,GBX. Tokens-based adaptive video processing arrangement. USP1998065768561.
  303. Reilly Paul E.. Uniform interface for conducting communications in a heterogeneous computing network. USP1998075787237.
  304. Kolls, H. Brock. Universal interactive advertising and payment system network for public access electronic commerce and business related products and services. USP2003086604085.
  305. Poon Tommy C. ; Bao Jay ; Mizutani Yoshiki,JPX ; Nakayama Hiroyuki,JPX. Universal modem for digital video, audio and data communications. USP1999085940438.
  306. Poon Tommy C. ; Bao Jay ; Mizutani Yoshiki,JPX ; Nakayama Hiroyuki,JPX. Universal modem for digital video, audio and data communications. USP2001026192070.
  307. Volftsun Lev ; Neighbors Clay H. ; Turvene David S. ; Rednor Fred R. ; Boshkin Anatoly V. ; Rabinovitch Mikhail. Universal protocol conversion. USP2000086111893.
  308. Coons, Thomas L; Getler, Robert M; Landry, R Kent; Rogers, Steven B. Usage-based billing and management system and method for printers and other assets. USP2004126832250.
  309. Wheeler James E. (Schenectady NY) Hardy Robert M. (Scotia NY) Dunki-Jacobs Robert J. (Saratoga NY) Premerlani William J. (Scotia NY). VLSI programmable digital signal processor. USP1987094694416.
  310. Sugahara Takayuki,JPX ; Suzuki Junzo,JPX ; Kobari Harukuni,JPX. Variable length coded data processing method and device for performing the same method. USP2000116154494.
  311. Sakakibara Tadayuki (Kunitachi JPX) Tanaka Teruo (Hachioji JPX) Tamaki Yoshiko (Kodaira JPX) Kitai Katsuyoshi (Palo Alto CA) Inagami Yasuhiro (Kodaira JPX). Vector processor adopting a memory skewing scheme for preventing degradation of access performance. USP1996125590353.
  312. Furtek Frederick C. (Menlo Park CA) Camarota Rafael C. (San Jose CA). Versatile programmable logic cell for use in configurable logic arrays. USP1993095245227.
  313. Kirovski, Darko; Malvar, Henrique. Watermark detection via cardinality-scaled correlation. USP2004056738744.
  314. Agrawal Prathima ; Cravatts Mark Robert ; Trotter John Andrew ; Srivastava Mani Bhushan. Wireless adapter architecture for mobile computing. USP1999035889816.
  315. Athanas Peter ; Bittner ; Jr. Ray A.. Worm-hole run-time reconfigurable processor field programmable gate array (FPGA). USP1998105828858.