$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus for shielding integrated circuit devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-009/00
출원번호 US-0719123 (2010-03-08)
등록번호 US8018739 (2011-08-30)
발명자 / 주소
  • Patterson, Janet
출원인 / 주소
  • Maxwell Technologies, LLC
대리인 / 주소
    Oppedahl Patent Law Firm LLC
인용정보 피인용 횟수 : 0  인용 특허 : 135

초록

A high reliability radiation shielding integrated circuit apparatus comprising a plurality of package layers; a radiation shielding lid or base coupled to the plurality of package layers; wherein the circuit die are shielded from receiving an amount of radiation greater than the total dose of tolera

대표청구항

The invention claimed is: 1. A radiation shielding integrated circuit device comprising:a first package layer comprising:a first circuit package;a first radiation shielding lid coupled to the first circuit package; anda first circuit die coupled to the first circuit package; anda second package laye

이 특허에 인용된 특허 (135)

  1. Schubert Rolf (Absteinach DEX) Krner Christian (Weinheim-Rippenweiher DEX), Absorber for electromagnetic and acoustic waves.
  2. Horne John G. (Lafayette CA) Dornfeld David A. (Berkeley CA) McMillen Keith A. (Berkeley CA), Acoustic emission transducer and mounting adapter for monitoring metalcutting tools.
  3. Stradley Norman H. (Stillwater MN) Woolley James A. (Coon Rapids MN), Alpha-particle-emitting ceramic composite cover.
  4. Kim Seong-bong,KRX, Apparatus for decoding video data.
  5. Patterson, Janet, Apparatus for shielding integrated circuit devices.
  6. Bloch Jeffrey J. (Los Alamos NM) Roussel-Dupre\ Diane (Los Alamos NM) Smith Barham W. (Los Alamos NM), Background-reducing X-ray multilayer mirror.
  7. Bulucea Constantin (Milpitas CA) Dermirlioglu Esin (Cupertino CA) Aronowitz Sheldon (San Jose CA), CMOS latchup suppression by localized minority carrier lifetime reduction.
  8. Bulucea Constantin (Milpitas CA) Dermirlioglu Esin (Cupertino CA) Aronowitz Sheldon (San Jose CA), CMOS latchup suppression by localized minority carrier lifetime reduction.
  9. Uno Koichi (Nagoya JPX) Murakami Shinichi (Nagoya JPX), Casing having a layer for protecting a semiconductor memory to be sealed therein against alpha particles and a method of.
  10. Comizzoli Robert B. (Belle Mead NJ), Chemically treating the overcoat of a semiconductor device.
  11. Williams ; Robert Powell ; Polinsky ; Murray Arthur, Combination glass/low temperature deposited Si.sub.w N.sub.x H.sub.y O.sub.z passivating overcoat with improved crack a.
  12. Grabbe ; Dimitry G., Connector for connecting a circuit element to the surface of a substrate.
  13. Kersch Dennis R. (Phoenix AZ) Mitchell Don E. (Phoenix AZ), Copper body power hybrid package and method of manufacture.
  14. Van Antwerp, William P.; Karre, Sheana; Prokop, Adrian; Stinson, Sara Akiko; Fong, Jason; Rosenberg, James J., Device and method for circuit protection during radiation sterilization.
  15. Ostop John A. ; Chen Li-Shu, Die attached process for SiC.
  16. McCarty William A. ; Drury Jerry ; Calderwood Bryan ; Thompson Steve, Digital vibration coupling stud.
  17. Buonanno Samuel S. (Fairport NY), EMI shielding seal with partial conductive sheath.
  18. Coupard Donald N. (8001 Overhill Dr.. Bethesda MD 20814) Chang Andrew K. (11731 Glen Mill Rd. Potomac MD 20854) Fuller John E. (4415 Brookeville Rd. Brookeville MD 20853) Mauriello Angelo (1232 Hillt, Electromagnetic radiation shielding enclosure and shielding components.
  19. Mattei Carmelo J. (Mesa AZ) Duthie Joseph S. (Algonquin IL), Electromagnetically channelized microwave integrated circuit.
  20. Sato Mitsuharu,JPX ; Yoshida Shigeyoshi,JPX ; Sato Tadakuni,JPX ; Inabe Toshihisa,JPX ; Togawa Hitoshi,JPX, Electronic device having the electromagnetic interference suppressing body.
  21. Michael Featherby ; Jennifer L. DeHaven, Electronic device packaging.
  22. Karrer,Volker; Kirchberger,Michael, Electronic unit with EMC shielding.
  23. Pasch Nicholas F. (Pacifica CA), Fabrication of substrates for multi-chip modules.
  24. Carpenter Charles L. (Irvine CA) Carter Jerry L. (Pomona CA) McElwee Terry D. (Chino CA), Ground connector for microelectronic circuit case.
  25. Gow ; 3rd John (Milton VT) Noth Richard W. (Fairfax VT), High performance versatile thermally enhanced IC chip mounting.
  26. Li Mei (Mission Viejo CA) Chang Chen-Chi P. (Newport Beach CA) Chin Maw-Rong (Huntington Beach CA), High speed silicon-on-insulator device.
  27. Oshiba Katsuyuki (Kanagawa JPX), High-frequency circuit package.
  28. Salera Edmond A. (Santa Barbara CA), Hybrid microelectronic circuit package.
  29. Marcantonio Gabriel (Nepean CAX) Nguyen Khanh (Nepean CAX), Integrated circuit package and assembly thereof for thermal and EMI management.
  30. Steven L. Pollock ; Robert L. Olivier, Integrated circuit package with EMI shield.
  31. Long Jon M. (Livermore CA), Integrated circuit package with device and wire coat assembly.
  32. Livshits Boris I. (Nepean CAX) Harpell Kevin E. (Ottawa CAX), Integrated circuit packaging.
  33. Tuttle, Mark E.; Deak, James G., Magnetic shield for integrated circuit packaging.
  34. Chang Chen-Chi P. (2515 Alta Vista Dr. Newport Beach CA 92660) Li Mei (26572 Loma Verde Mission Viejo CA 92691), Manufacturing high speed low leakage radiation hardened CMOS/SOI devices.
  35. Schelhorn Robert L. (Vincentown NJ), Metallized ceramic circuit package.
  36. Luhta, Randall P.; Brunnett, William C.; Mattson, Rodney A., Method and apparatus for alignment of anti-scatter grids for computed tomography detector arrays.
  37. Longden,Larry L.; Patterson,Janet, Method and apparatus for shielding an integrated circuit from radiation.
  38. Van Antwerp, William P.; Karre, Sheana; Prokop, Adrian; Stinson, Sara Akiko; Fong, Jason; Rosenberg, James J., Method for circuit protection during radiation sterilization.
  39. Inagaki Akihiro (Minamiashigara JPX) Yamamura Isao (Minamiashigara JPX), Method for encapsulating a semiconductor utilizing an epoxy resin and an onium salt compound.
  40. Swartz George A. (North Brunswick NJ), Method for fabricating a radiation hardened oxide having two portions.
  41. Akram Salman (Boise ID) Farnworth Warren (Nampa ID) Wood Alan (Boise ID), Method for forming a multi chip module (MCM).
  42. Featherby Michael ; Strobel David J. ; Layton Phillip J. ; Li Edward, Method for making a shielding composition.
  43. Highum Edward Allan ; Mueller Alfred Wilhelm ; Nash Thomas William ; Stadler Ewald Emil Gottlob,DEX ; Thorvilson Scott Marvin, Method for manufacturing electro-magnetic shield having multiple polymeric layers of differing fill compositions.
  44. Durand David (Portsmouth RI), Method for producing a shielded plastic enclosure to house electronic equipment.
  45. Havens Ross Downey ; Japp Robert Maynard ; Knight Jeffrey Alan ; Poliks Mark David ; Quinn ; deceased Anne M., Method for providing a protective coating and electronic package utilizing same.
  46. Sloan James W. (Austin TX) Tran Truoc T. (Austin TX) Jones ; III Frank T. (Austin TX), Method for providing alpha particle protection for an integrated circuit die.
  47. Patterson,Janet, Method for shielding integrated circuit devices.
  48. Knecht Thomas A. (Algonquin IL), Method of encapsulating a crystal oscillator.
  49. Fierkens Richardus H. J. (Keurbeek 15 Herwen NLX), Method of encapsulating microelectronic elements.
  50. Jang, Ki Youn; Kim, YoungMin; Jeon, Hyung Jun, Method of fabricating a shielded stacked integrated circuit package system.
  51. Sanders Thomas J. (Indialantic FL) White William H. (Indialantic FL), Method of fabricating improved radiation hardened self-aligned CMOS having Si doped Al field gate.
  52. Mallik Debendra (2139 S. Cottonwood Mesa AZ 85202) Bhattacharyya Bidyut K. (5063 W. Boston Way Chandler AZ 85226), Method of making a multilayer molded plastic IC package.
  53. Mori Ryuichiro (Itami JPX), Method of making resin molded semiconductor device.
  54. Kato Tsuguo (Fujisawa JPX) Thai Cao M. (Yokohama JPX), Method of manufacturing a molding using a filler or an additive concentrated on an arbitrary portion or distributed at a.
  55. Yamazaki Shunpei (Tokyo JPX) Ishida Noriya (Atsugi JPX) Sakama Mitsunori (Hiratsuka JPX) Sasaki Mari (Atsugi JPX), Method of packaging an electronic device using a common holder to carry the device in both a CVD and molding step.
  56. Sono Michio (Kawasaki JPX) Kasai Junichi (Kawasaki JPX), Method of producing semiconductor device having radiation part made of resin containing insulator powders.
  57. Mueller Charles William (Princeton NJ) Douglas Edward Curtis (Princeton Junction NJ) Wu Chung Pao (Trenton NJ), Method of radiation hardening and gettering semiconductor devices.
  58. Woods Murray Henderson (Los Gatos CA) Williams Richard (Princeton NJ), Method of radiation hardening semiconductor devices.
  59. Sakai Kunito (Hyogo JPX) Matsuda Sadamu (Hyogo JPX) Takahama Takashi (Hyogo JPX), Method of resin encapsulating a semiconductor device.
  60. Kang Wonjae L. (Sunnyvale CA), Method of using latchup current to blow a fuse in an integrated circuit.
  61. Featherby, Michael; Strobel, David J.; Layton, Phillip J.; Li, Edward, Methods and compositions for ionizing radiation shielding.
  62. Michael Featherby ; David J. Strobel ; Phillip J. Layton ; Edward Li, Methods and compositions for ionizing radiation shielding.
  63. Brandewie Jerry V. (Mission Viejo CA), Methods for improving radiation tolerance of silicon gate CMOS/silicon on sapphire devices.
  64. Eichelberger Charles W. (Schenectady NY), Methods for testing and burn-in of integrated circuit chips.
  65. Scherer Jeremy D. (South Dartmouth MA), Microcircuit package and sealing method.
  66. Kenneth A. Peterson ; Robert D. Watson, Microelectronic device package with an integral window.
  67. Mallik Debendra (Mesa AZ) Bhattacharyya Bidyut K. (Chandler AZ), Multi-layer molded plastic IC package.
  68. Beilstein ; Jr. Kenneth E. (Essex Center VT) Bertin Claude L. (South Burlington VT) Kalter Howard L. (Colchester VT) Kelley ; Jr. Gordon A. (Essex Junction VT) Miller Christopher P. (Underhill VT) Po, Multichip integrated circuit packages and systems.
  69. Herman Kwong CA, Multilayer circuit board.
  70. Camilletti Robert Charles ; Haluska Loren Andrew ; Michael Keith Winton, Multilayer coating for microelectronic devices.
  71. Landsittel ; David Thomas, Novel method and apparatus for hermetic encapsulation for integrated circuits and the like.
  72. Longden Larry L. (San Diego CA), Nuclear event detector.
  73. Cox Chadwick J. ; Lewis Carl E., Pilot-induced oscillation detection and compensation apparatus and method.
  74. Schneider Thomas W. ; Frye Gregory C. ; Martin Stephen J., Precision cleaning apparatus and method.
  75. Paquette Edward L. (Claremont CA) Riley William C. (Palos Verdes Estates CA) Taparauskas Paul A. (Solana Beach CA) Warren James W. (Woodland Hills CA), Printed circuit board with inorganic insulating matrix.
  76. Frederickson Arthur R. (Carlisle MA) Nanevicz Joseph E. (Palo Alto CA) Thayer Jeffrey S. (Simi Valley CA) Parkinson Dean B. (Redwood City CA), Process and apparatus for preventing the pulse discharge of insulators in ionizing radiation.
  77. Weiler Peter M. (Palo Alto CA) Burke Thomas S. (San Francisco CA), Process for coated bonding wires in high lead count packages.
  78. Koto Noriaki (Ichihara JPX) Yukawa Joei (Ichihara JPX) Moro Takeo (Ichihara JPX), Process for the production of a silver coated copper powder and conductive coating composition.
  79. Zechman John Harold, Process of making an integrated circuit chip composite.
  80. Valy Yves (Saint Medard En Jalles FRX) Gadbin Michel (Merignac FRX) Banchelin Jean S. L. (Le Haillan FRX) Bourcereau Jean (Bordeaux FRX), Protective box for electronic circuits hardened with respect to X-rays.
  81. Sainte Luce Banchelin Jean (Le Haillan FRX) Bourcereau Jean (Bordeaux FRX) Valy Yves (St. Medard en Jalles FRX), Protective sheath for electrical or optical conductors hardened with respect to X-rays.
  82. Taylor David B. (Greenacres WA) Zemke Steven C. (Post Falls ID), RF interconnect and shielding system.
  83. Hajdu Juan B. (Orange CT) Bastenbeck Edwin W. (Plymouth CT), RFI shielded plastic articles and process for making same.
  84. Jensen Ronald J. ; Spielberger Richard K. ; Nguyen Toan Dinh ; Jacobsen William F., Radiation enhanced chip encapsulant.
  85. Bahraman Ali (Palos Verdes Estates CA), Radiation hardened CMOS on SOI or SOS devices.
  86. Owens Alexander H. (Santa Clara CA) Lyu Mike (Saratoga CA) Toutounchi Shahin (Pleasanton CA) Yee Abraham (Santa Clara CA), Radiation hardened CMOS structure using an implanted P guard structure and method for the manufacture thereof.
  87. Young William R. (Palm Bay FL) Rivoli Anthony L. (Palm Bay FL) Wiles ; Jr. William W. (West Melbourne FL), Radiation hardened complementary transistor integrated circuits.
  88. Hillenius Steven J. (Summit NJ) Lynch William T. (Summit NJ) Manchanda Lalita (North Plainfield NJ), Radiation hardened semiconductor devices.
  89. Sanders Thomas J. (Indialantic FL) White William H. (Indialantic FL), Radiation hardened-self aligned CMOS and method of fabrication.
  90. Czajkowski David ; Marshall James C., Radiation induced single event latchup protection and recovery of integrated circuits.
  91. Dlugokecki Joseph J. (13666 Quiet Hills Dr. Poway CA 92064) Florian Joseph R. (11207 Zapata Ave. San Diego CA 92126), Radiation shielding for integrated circuit devices using reconstructed plastic packages.
  92. Cummings Brent C. (Lyons CO), Radiation shielding for spacecraft components.
  93. Strobel David J. (Poway CA) Czajkowski David R. (La Jolla CA), Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  94. Strobel, David J.; Czajkowski, David R., Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  95. Strobel,David J.; Czajkowski,David R., Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  96. Strobel David J. ; Czajkowski David R., Radiation shielding of plastic integrated circuits.
  97. Strobel David J. ; Czajkowski David R., Radiation shielding of plastic integrated circuits.
  98. Czajkowski David ; Eggleston Neil ; Patterson Janet, Radiation shielding of three dimensional multi-chip modules.
  99. Czjakowski David R. ; Eggleston Neil ; Patterson Janet S., Radiation shielding of three dimensional multi-chip modules.
  100. Czjakowski, David R.; Eggleston, Neil; Patterson, Janet S., Radiation shielding of three dimensional multi-chip modules.
  101. Czjakowski, David R.; Eggleston, Neil; Patterson, Janet S., Radiation shielding of three dimensional multi-chip modules.
  102. Val Christian (St. Remy-les Chevreuses FRX) Pinel Joseph (Villefranche-de-Lauragais FRX) Gibod Yves B. (St. Cyr-L\Ecole FRX), Radiation-hardened casing for an electronic component.
  103. Benedetto Joseph M., Raised pedestal radiation shield for sensitive electronics.
  104. Suzuki Osamu (Yokohama JPX), Resin molded article bearing electric circuit patterns and process for producing the same.
  105. Sono Michio (Yamato JPX), Resin-sealed radiation shield for a semiconductor device.
  106. Werner Wolfgang,DEX ; Bruchhaus Rainer,DEX ; Wersing Wolfram,DEX, Semiconductor detector for infrared radiation and method for manufacturing same.
  107. Yokoyama, Kazuo; Kageyama, Shigeki; Otsuji, Jun, Semiconductor device.
  108. Yamashita Chikara,JPX, Semiconductor device having a perforated base film sheet.
  109. Miyagaki Katsunori (Tokyo JPX) Noguchi Shozo (Tokyo JPX) Hirakawa Yukio (Tokyo JPX), Semiconductor device having improved high frequency characteristics.
  110. Nakanishi Tsutomu,JPX ; Okamoto Akira,JPX, Semiconductor device having magnetic shield layer circumscribing the device.
  111. Nelson Keith W. (St. Louis Park MN) Lenz James E. (Brooklyn Park MN) Kawai Takeshi (Kanagawa JPX), Semiconductor device housing with magnetic field protection.
  112. Ishio Toshiya,JPX ; Nakanishi Hiroyuki,JPX ; Mori Katsunobu,JPX ; Tarui Katsuyuki,JPX, Semiconductor device sealed with a sealing resin and including structure to balance sealing resin flow.
  113. Suzuki Hiroshi (Hitachi JPX) Tanaka Goro (Fujisawa JPX) Nishikawa Akio (Hitachi JPX) Mukai Junji (Hitachi JPX) Sato Mikio (Hitachi JPX) Makino Daisuke (Hitachi JPX) Wakashima Yoshiaki (Kawasaki JPX), Semiconductor memories with a 상세보기
  • Crane Jacob (Woodbridge CT) Johnson Barry C. (Tucson AZ) Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL), Semiconductor package.
  • Dunaway Thomas J. (New Hope MN) Spielberger Richard K. (Maple Grove MN), Semiconductor package with weldable ceramic lid.
  • Butt Sheldon H. (Godfrey IL), Semiconductor packaging.
  • Durand David (Providence RI), Shielded plastic enclosure to house electronic equipment.
  • Inoue Akira (Itami JPX), Shielded semiconductor device.
  • Osorio Rolando J. (Manchaca TX), Shielded stripline configuration semiconductor device and method for making the same.
  • Spielberger,Richard K.; Katti,Romney R., Shielding arrangement to protect a circuit from stray magnetic fields.
  • Cricchi James R. (Catonsville MD) Blaha Franklyn C. (Glen Burnie MD) Fitzpatrick Michael D. (Glen Burnie MD), Solid-state imaging device.
  • Abbott Donald C. (Norton MA), Stabilizer/spacer for semiconductor device lead frames.
  • Corisis, David J.; Brooks, Jerry M.; Moden, Walter L., Stackable ball grid array package.
  • Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
  • Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
  • Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA) Nguyen Luu T. (San Jose CA), Stacked multi-chip modules and method of manufacturing.
  • Leung, Lap Wai; Chen, Yu Chih; Sham, Man Lung; Chung, Chang Hwa, Stacked multi-chip package with EMI shielding.
  • Kimbrough Joseph Robert (Pleasanton CA) Colella Nicholas John (Livermore CA), System level latchup mitigation for single event and transient radiation effects on electronics.
  • Lee Seon Goo,KRX, Thin, stackable semiconductor packages.
  • Kornfeld Bruce E. (San Diego CA) Alexander Arthur R. (Valley Center CA), Three dimensional die packaging in multi-chip modules.
  • Sharma Shanti S. (Marlton NJ), Three-dimensional multimodule HDI arrays with heat spreading.
  • Runyan Michael D. (Torrance CA), Totally enclosed hermetic electronic module.
  • Soldner Keith D. (Coral Springs FL) Juskey Frank J. (Coral Springs FL) Freyman Bruce J. (Plantation FL) Miles Barry M. (Plantation FL), Transfer molded semiconductor device package with integral shield.
  • Bone Robert (Laguna Niguel CA) Vora Kirti (Irvine CA), Vertical IC chip stack with discrete chip carriers formed from dielectric tape.
  • Nakamura Koji,JPX ; Komori Hideki,JPX ; Oda Mitsuyuki,JPX ; Kanda Kazunori,JPX, Wide bandwidth electromagnetic wave absorbing material.
  • 섹션별 컨텐츠 바로가기

    AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

    AI-Helper 아이콘
    AI-Helper
    안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
    ※ AI-Helper는 부적절한 답변을 할 수 있습니다.

    선택된 텍스트

    맨위로