$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device and a method for manufacturing the same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/10
출원번호 US-0981914 (2010-12-30)
등록번호 US8053778 (2011-10-25)
우선권정보 JP-1993-5-269780(1993-10-01)
발명자 / 주소
  • Takemura, Yasuhiko
  • Teramoto, Satoshi
출원인 / 주소
  • Semiconductor Energy Laboratory Co., Ltd.
대리인 / 주소
    Robinson Intellectual Property Law Office, P.C.
인용정보 피인용 횟수 : 1  인용 특허 : 184

초록

A thin film transistor of the present invention has an active layer including at least source, drain and channel regions formed on an insulating surface. A high resistivity region is formed between the channel region and each of the source and drain regions. A film capable of trapping positive charg

대표청구항

What is claimed is: 1. A semiconductor device comprising:a single crystalline semiconductor layer on an insulating layer, the single crystalline semiconductor layer comprising a source region, a drain region, and a channel region located between the source region and the drain region;a gate electrod

이 특허에 인용된 특허 (184)

  1. Shimada Takayuki (Nara JPX) Matsushima Yasuhiro (Kashihara JPX) Takafuji Yutaka (Nara JPX), Active matrix display device.
  2. Yamazaki Shunpei,JPX ; Mase Akira,JPX ; Hiroki Masaaki,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Uochi Hideki,JPX, Active matrix display device.
  3. Shunpei Yamazaki JP; Akira Mase JP; Masaaki Hiroki JP; Yasuhiko Takemura JP; Hongyong Zhang JP; Hideki Uochi JP, Active matrix display device including a transistor.
  4. Mikoshiba Hiroaki (Tokyo JPX), Active matrix liquid crystal display cell with light blocking capacitor electrode above insulating layer.
  5. Kobayashi Kazuhiro (Amagasaki JPX) Murai Hiroyuki (Amagasaki JPX) Hayama Masahiro (Amagasaki JPX), Active matrix liquid crystal display device.
  6. Ueda Tomomasa (Yokohama JPX) Akiyama Masahiko (Tokyo JPX) Sugahara Atsushi (Tokyo JPX) Shibusawa Makoto (Odawara JPX) Ikeda Mitsushi (Yokohama JPX) Tsuji Yoshiko (Kawasaki JPX) Toeda Hisao (Yokohama , Active matrix liquid crystal display with supplemental capacitor line which overlaps signal line.
  7. Yudasaka Ichio (Suwa JPX) Matsuo Minoru (Suwa JPX) Takenaka Satoshi (Suwa JPX), Active matrix panel and manufacturing method including TFTs having variable impurity concentration levels.
  8. Noda Kazuhiro (Kanagawa JPX) Nakamua Shinji (Tokyo JPX) Hayashi Hisao (Kanagawa JPX) Kadota Hisashi (Kanagawa JPX), Active-matrix substrate.
  9. Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
  10. Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
  11. Linn Jack H. ; Lowry Robert K. ; Rouse George V. ; Buller James F., Bonded wafer processing with oxidative bonding.
  12. Ohhashi Masayuki (Tokyo JPX), CMOS ESD protection structure.
  13. Tada Gen (Kawasaki JPX), CMOS structure with varying gate oxide thickness and with both different and like conductivity-type gate electrodes.
  14. Ohtani, Hisashi, Camera having display device utilizing TFT.
  15. Machida Katsuyuki (Kanagawa JPX) Imai Kazuo (Kanagawa JPX) Yoshino Hideo (Kanagawa JPX) Ozaki Yoshiharu (Kanagawa JPX) Miura Kenji (Kanagawa JPX), Capacitor and method of manufacturing the same.
  16. Yuuki Kouichi (Kawasaki JPX), Contact structure with capacitor for group III-V semiconductor devices.
  17. Janning John L. (Dayton OH), Crystallized silicon-on-insulator nonvolatile memory device.
  18. Hotto Robert (3109 Evening Way La Jolla CA 92037), DC integrating display driver employing pixel status memories.
  19. Kiyoshi Matsubara JP; Naoki Yashiki JP; Shiro Baba JP; Takashi Ito JP; Hirofumi Mukai JP; Masanao Sato JP; Masaaki Terasawa JP; Kenichi Kuroda JP; Kazuyoshi Shiba JP, Data line disturbance free memory block divided flash memory and microcomputer having flash memory therein.
  20. Page Rich ; Wiseman James ; Gibbons Jon, Display memory cache.
  21. Nakano Satoshi (Tokyo JPX), Display system of a camera selective display system for a camera.
  22. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX), Electro-optical device.
  23. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Electro-optical device and method of driving the same.
  24. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Electro-optical device and method of driving the same.
  25. Miyazaki Minoru,JPX ; Murakami Akane,JPX ; Cui Baochun,JPX ; Yamamoto Mutsuo,JPX, Electronic circuit.
  26. Miyazaki Minoru,JPX ; Murakami Akane,JPX ; Cui Baochun,JPX ; Yamamoto Mutsuo,JPX, Electronic circuit.
  27. Miyazaki Minoru,JPX ; Murakami Akane,JPX ; Cui Baochun,JPX ; Yamamoto Mutsuo,JPX, Electronic circuit.
  28. Miyazaki,Minoru; Murakami,Akane; Cui,Baochun; Yamamoto,Mutsuo, Electronic circuit.
  29. Miyazaki,Minoru; Murakami,Akane; Cui,Baochun; Yamamoto,Mutsuo, Electronic circuit.
  30. Doklan Raymond H. (Whitehall Township ; Lehigh County PA) Martin ; Jr. Edward P. (Bethlehem PA) Roy Pradip K. (Allentown PA) Shive Scott F. (Bethlehem PA) Sinha Ashok K. (Allentown PA), Fabricating a semiconductor device with low defect density oxide.
  31. Troxell John R. (Sterling Heights MI) Harrington Marie I. (Troy MI) Erskine James C. (Birmingham MI), Fabrication of polysilicon fets on alkaline earth alumino-silicate glasses.
  32. Shimizu Shinji (Houya JPX) Komori Kazuhiro (Kodaira JPX) Kosa Yasunobu (Kodaira JPX) Sugiura June (Musashino JPX), Forming memory transistors with varying gate oxide thicknesses.
  33. Takemura Yasuhiko (Kanagawa JPX), Gate insulated semiconductor device.
  34. Blake Terence G. W. (Dallas TX) Lu Hsindao (Dallas TX), High performance silicon-on-insulator transistor with body node to source node connection.
  35. Suzuki Masayoshi (Hitachiota JPX) Izaki Naoyuki (Hitachiota JPX), High voltage pulse generating semiconductor circuit with improved driving arrangement.
  36. Fujihira Tatsuhiko (Nagano JPX) Nishiura Masaharu (Nagano JPX), High-withstand-voltage integrated circuit for driving a power semiconductor device.
  37. Parrillo Louis C. (Austin TX), Hot electron collector for a LDD transistor.
  38. Ohwada Junichi (Hitachi JPX) Kawakami Hideaki (Mito JPX) Matsui Makoto (Kunitachi JPX) Maruyama Eiichi (Kodaira JPX), Imaging display device.
  39. Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX, Insulated gate field effect semiconductor devices.
  40. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX), Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
  41. Yamazaki Shunpei (Tokyo JPX), Insulated gate field effect transistor and its manufacturing method.
  42. Yamazaki Shunpei,JPX ; Zhang Hongyong,JPX ; Takemura Yasuhiko,JPX, Insulated gate field effect transistor having specific dielectric structures.
  43. Blanc Jean-Philippe (Gieres FRX) Bonaime Jolle (Echirolles FRX) De Poncharra Jean du P. (Quaix-en-Chartreuse FRX) Truche Robert (Gieres FRX), Integrated circuit in silicon on insulator technology comprising a field effect transistor.
  44. Takasu Hiroaki,JPX ; Kojima Yoshikazu,JPX ; Takahashi Kunihiro,JPX, Light valve having a semiconductor film and a fabrication process thereof.
  45. Ino, Masumitsu, Liquid crystal display device.
  46. Sato Hajime,JPX, Liquid crystal display device.
  47. Matsueda Yojiro (Suwa JPX), Liquid crystal display device with commonly connected capacitor electrodes.
  48. Sato Hajime (Yokohama JPX), Liquid crystal display device with transparent conductive film between pixel electrodes and signal or scanning lines.
  49. Inoue Satoshi (Suwa JPX), Low leakage current offset-gate thin film transistor structure.
  50. Hongyong Zhang JP; Hideto Ohnuma JP; Yasuhiko Takemura JP, METHODOLOGY FOR PRODUCING THIN FILM SEMICONDUCTOR DEVICES BY CRYSTALLIZING AN AMORPHOUS FILM WITH CRYSTALLIZATION PROMOTING MATERIAL, PATTERNING THE CRYSTALLIZED FILM, AND THEN INCREASING THE CRYSTAL.
  51. Miyazawa Yoshihiro (Kanagawa JPX) Minami Eric (Tokyo JPX) Matsushita Takeshi (Kanagawa JPX), MIS semiconductor device formed by utilizing SOI substrate having a semiconductor thin film formed on a substrate throug.
  52. Yamaguchi Yasuo (Itami JPX) Kusunoki Shigeru (Itami JPX), MOS type field effect transistor formed on a semiconductor layer on an insulator substrate.
  53. Shannon John M. (Whyteleafe GB2), Manufacturing electronic devices comprising TFTs and MIMs.
  54. Kume Hitoshi (Musashino JPX) Adachi Tetsuo (Hachioji JPX) Ohji Yuzuru (Tokyo JPX) Kure Tokuo (Tokyo JPX) Ushiyama Masahiro (Kokubunji JPX) Kawakami Hiroshi (Hachioji JPX), Manufacturing method of non-volatile semiconductor memory device.
  55. Gofuku Ihachiro (Hiratsuka JPX) Osada Yoshiyuki (Atsugi JPX) Nakagawa Katsumi (Kawasaki JPX), Method for driving a photo-sensor by applying a pulse voltage to an auxiliary electrode during a non-read time.
  56. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX), Method for fabricating MIS semiconductor device.
  57. Saks Nelson S. (Alexandria VA), Method for fabricating MNOS structures utilizing hydrogen ion implantation.
  58. Aomori Shigeru (Tenri JPX) Yoshinouchi Atsushi (Tenri JPX) Tarui Keiji (Tenri JPX) Morita Tatsuo (Tenri JPX), Method for fabricating thin film transistor.
  59. Zhang Hongyong (Kanagawa JPX) Ohnuma Hideto (Kanagawa JPX) Yamaguchi Naoaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method for fabricating thin film transistor using anodic oxidation.
  60. Codama Mitsufumi (Kanagawa JPX), Method for forming a MOS transistor and structure thereof.
  61. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX) Nemoto Hideki (Kanagawa JP, Method for forming a field-effect transistor including anodic oxidation of the gate.
  62. Hwang Jeong-Mo (Plano TX), Method for forming a silicon on insulator device.
  63. Yamazaki Shunpei,JPX ; Mase Akira,JPX ; Hiroki Masaaki,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Uochi Hideki,JPX, Method for forming a taper shaped contact hole by oxidizing a wiring.
  64. Shimada Hiroyuki,JPX, Method for forming a thin film semiconductor device utilizing a gate and gate side walls as masks.
  65. Sitaram Arkalgud R. (Austin TX) Pfiester James R. (Austin TX), Method for forming a transistor having silicided regions.
  66. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX), Method for forming an insulated gate field effect transistor.
  67. Yamazaki Shunpei (Tokyo JPX) Zhang Hongyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX) Adachi Hiroki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method for forming thin film transistor.
  68. Hah Hyung C. (Kwangmyung-City KRX) Kim Jung T. (Seoul KRX) Baek Yong K. (Seoul KRX) Cheon Hee K. (Seoul KRX), Method for maintaining the resistance of a high resistive polysilicon layer for a semiconductor device.
  69. Takafuji Yutaka (Nara JPX) Kishi Kohhei (Nara JPX) Yano Kohzo (Yamatokoriyama JPX), Method for making a thin film transistor.
  70. Ohtani Hisashi (Kanagawa JPX) Miyanaga Akiharu (Kanagawa JPX) Fukunaga Takeshi (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX), Method for manufacturing a semiconductor device.
  71. Zhang Hongyong (Kanagawa JPX), Method for manufacturing a semiconductor device.
  72. Takemura Yasuhiko,JPX ; Teramoto Satoshi,JPX, Method for manufacturing semiconductor device with removable spacers.
  73. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Method for preparing semiconductor member.
  74. Zhang Hongyong,JPX, Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor.
  75. Zhang, Hongyong, Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor.
  76. Konuma Toshimitsu,JPX ; Sugawara Akira,JPX ; Tsuji Takahiro,JPX, Method for producing a transistor using anodic oxidation.
  77. Mitra Udayanath (Tarrytown NY) Venkatesan Mahalingam (Mohegan Lake NY), Method for the fabrication of low leakage polysilicon thin film transistors.
  78. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method of driving an electro-optical device.
  79. Kobayashi Kazuhiro (Amagasaki JPX) Baert Kris A. E. F. (Leuven BEX) Nijs Johan F. A. (Lubbeek BEX), Method of fabricating a thin film transistor.
  80. Tasch ; Jr. Aloysious F. (Richardson TX) Penz Perry A. (Richardson TX) Pankratz John M. (Plano TX) Lam Hon W. (Dallas TX), Method of fabricating display with semiconductor circuits on monolithic structure and flat panel display produced thereb.
  81. Yamagata Kenji (Kawasaki JPX), Method of forming crystal.
  82. Curran Patrick A. (Plano TX), Method of making a heterojunction bipolar transistor with SIPOS.
  83. Yamaha Takahisa,JPX, Method of making a semiconductor device with moisture impervious film.
  84. Sasaki Nobuo (Kawasaki JPX), Method of making aluminum gate self-aligned FET by selective beam annealing through reflective and antireflective coatin.
  85. Houston Theodore W. (Richardson TX), Method of making extended body contact for semiconductor over insulator transistor.
  86. Hasegawa Mitsuhiko (Muranishi JPX), Method of making high speed semiconductor device having a silicon-on-insulator structure.
  87. Smayling Michael C. (Missouri City TX) Duane Michael P. (Houston TX), Method of making insulated gate field effect transistor with a lightly doped drain using oxide sidewall spacer and doubl.
  88. Wang Raymond C. (Tempe AZ), Method of making isolated complementary monolithic insulated gate field effect transistors.
  89. Havemann Robert H. (Garland TX), Method of making thin film transistor and a silicide local interconnect.
  90. Wakai Haruo (Hamura JPX), Method of manufacturing a polysilicon thin film transistor.
  91. Adachi Hiroki (Kanagawa JPX) Takenouchi Akira (Kanagawa JPX) Fukada Takeshi (Kanagawa JPX) Uehara Hiroshi (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Method of manufacturing a thin film transistor in which the gate insulator comprises two oxide films.
  92. Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX, Method of manufacturing an insulated gate field effect semiconductor device having an offset region and/or lightly doped.
  93. Fukunaga Shinobu (Itami JPX) Yasuoka Akihiko (Itami JPX), Method of manufacturing semiconductor device.
  94. Sokoloski Joseph C. (East Brunswick NJ), Method of manufacturing submicron channel transistors.
  95. Tada Gen (Kawasaki JPX), Method of producing a semiconductor device having two MIS transistor circuits.
  96. Murata Jun (Kunitachi JPX) Tadaki Yoshitaka (Ohme JPX) Asano Isamu (Ohme JPX) Horiuchi Mitsuaki (Hachioji JPX) Sugiura Jun (Musashino JPX) Kaneko Hiroko (Higashimurayama JPX) Shimizu Shinji (Houya JP, Method of producing semiconductor integrated circuit device having memory cell and peripheral circuit MISFETs.
  97. Miyasaka, Mitsutoshi; Matsueda, Yojiro; Takenaka, Satoshi, Methodology for fabricating a thin film transistor, including an LDD region, from amorphous semiconductor film deposited at 530° C. or less using low pressure chemical vapor deposition.
  98. Mu Xiao-Chun (Saratoga CA) Sivaram Srinivasan (San Jose CA) Gardner Donald S. (Mountain View CA) Fraser David B. (Danville CA), Methods of forming an interconnect on a semiconductor substrate.
  99. Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhika (Kanagawa JPX), Mis semiconductor device and method of fabricating the same.
  100. Ota Takashi (Komaki JPX) Kariya Mikio (Nagoya JPX), Multicolor liquid crystal display panel.
  101. Yoneda Masahiro (Hyogo JPX), Multiple layer electrode structure for semiconductor device and method of manufacturing thereof.
  102. Liao I-Chi (Tao-Yuan Hsien TWX), Nitride capped MOSFET for integrated circuits.
  103. Freeman Dean W. (Garland TX), Oxide deposition method.
  104. Wieder Armin (Gauting DEX) Risch Lothar (Ottobrunn DEX), Photo-transistor in MOS thin-film technology and method for production and operation thereof.
  105. Kitani Masashi (Yokohama) Tsuda Hisanori (Atsugi) Terada Katsunori (Sagamihara) Itabashi Satoshi (Chigasaki) Shimada Tetsuya (Zama JPX), Photoelectric conversion apparatus with shock-absorbing layer.
  106. Minoru Miyazaki JP; Akane Murakami JP; Baochun Cui JP; Mutsuo Yamamoto JP, Pixel thin film transistor and a driver circuit for driving the pixel thin film transistor.
  107. Takemura Yasuhiko,JPX, Process for fabricating semiconductor device.
  108. Fu Chao-Hsiang (San Jose CA) Liu Sheau-Ming S. (Los Altos CA), Process for forming opening having tapered sides in a plasma nitride layer.
  109. Park Hee K. (Portland OR) Yamaguchi Tadanori (Hillsboro OR), Process for manufacturing MOS integrated circuit with improved method of forming refractory metal silicide areas.
  110. Yuzurihara Hiroshi (Isehara JPX) Miyawaki Mamoru (Tokyo JPX) Ishizaki Akira (Atsugi JPX) Momma Genzo (Hiratsuka JPX) Kochi Tetsunobu (Hiratsuka JPX), Process for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of a.
  111. Masumo Kunio (Yokohama JPX) Yuki Masanori (Hadano JPX), Process for preparing a polycrystalline semiconductor thin film transistor.
  112. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heat treating.
  113. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
  114. Sugahara Kazuyuki (Hyogo JPX) Nishimura Tadashi (Hyogo JPX) Kusunoki Shigeru (Hyogo JPX) Inoue Yasuo (Hyogo JPX), Process for producing single crystal semiconductor layer and semiconductor device produced by said process.
  115. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  116. Bruel,Michel, Process for the production of thin semiconductor material films.
  117. Tomozawa Akihiro (Hinode JPX) Kaino Yoku (Sayama JPX) Shimada Shigeru (Houya JPX) Horino Nozomi (Higashiyamato JPX) Yoshiura Yoshiaki (Tanashi JPX) Tsuchiya Osamu (Koganei JPX) Hosoda Shozo (Tachikaw, Process of fabricating a semiconductor insulated circuit device having a phosphosilicate glass insulating film.
  118. Aoki Masaaki (Minato JPX) Masuhara Toshiaki (Nishitama JPX) Warabisako Terunori (Nishitama JPX) Hanamura Shoji (Kokubunji JPX) Sakai Yoshio (Tsukui JPX) Isomae Seiichi (Sayama JPX) Meguro Satoshi (Ni, Recrystallized CMOS with different crystal planes.
  119. Dennison Charles H. (Boise ID), Reduced mask CMOS process for fabricating stacked capacitor multi-megabit dynamic random access memories utilizing singl.
  120. Castleberry Donald E. (Schenectady NY), Redundant conductor structures for thin film FET driven liquid crystal displays.
  121. Roach William R. (Rocky Hill Borough ; Somerset County NJ), Scanned liquid crystal display with select scanner redundancy.
  122. Katoh Katsuto (Tokyo JPX) Naruke Kiyomi (Yokohama JPX), Semiconductor device.
  123. Sasaki Nobuo (Kawasaki JPX), Semiconductor device.
  124. Takahashi Kunihiro,JPX ; Suzuki Mizuaki,JPX ; Yamazaki Tsuneo,JPX ; Takasu Hiroaki,JPX ; Nakajima Kunio,JPX ; Sakurai Atsushi,JPX ; Iwaki Tadao,JPX ; Kojima Yoshikazu,JPX ; Kamiya Masaaki,JPX, Semiconductor device.
  125. Takemura,Yasuhiko; Teramoto,Satoshi, Semiconductor device.
  126. Takemura,Yasuhiko; Teramoto,Satoshi, Semiconductor device.
  127. Yamazaki Shunpei (Tokyo JPX), Semiconductor device.
  128. Takemura Yasuhiko,JPX ; Teramoto Satoshi,JPX, Semiconductor device and a manufacturing method for the same.
  129. Yasuhiko Takemura JP; Satoshi Teramoto JP, Semiconductor device and a manufacturing method for the same.
  130. Takemura, Yasuhiko; Teramoto, Satoshi, Semiconductor device and a method for manufacturing the same.
  131. Ootsuka Fumio (Ohme JPX) Tsuchiya Osamu (Ohme JPX), Semiconductor device and a method of manufacturing the same.
  132. Yamaguchi Yasuo (Hyogo JPX) Ajika Natsuo (Hyogo JPX) Yamano Tsuyoshi (Hyogo JPX), Semiconductor device and a method of manufacturing thereof.
  133. Yamaguchi Yasuo (Hyogo JPX) Ajika Natsuo (Hyogo JPX) Yamano Tsuyoshi (Hyogo JPX), Semiconductor device and a method of manufacturing thereof.
  134. Zhang Hongyong,JPX ; Ohnuma Hideto,JPX ; Yamaguchi Naoaki,JPX ; Takemura Yasuhiko,JPX, Semiconductor device and method for fabricating the same.
  135. Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Teramoto Satoshi,JPX, Semiconductor device and method for forming the same.
  136. Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX) Uochi Hideki (Kanagawa JPX), Semiconductor device and method for forming the same.
  137. Yamazaki Shunpei (Tokyo JPX) Zhang Hongyong (Kanagawa JPX) Takamura Yasuhiko (Kanagawa JPX), Semiconductor device and method for forming the same.
  138. Yamazaki Shunpei (Tokyo JPX) Zhang Hongyong (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Semiconductor device and method for forming the same.
  139. Yamazaki Shunpei,JPX ; Zhang Hongyong,JPX ; Takemura Yasuhiko,JPX, Semiconductor device and method for forming the same.
  140. Yamazaki, Shunpei; Zhang, Hongyong; Takemura, Yasuhiko, Semiconductor device and method for forming the same.
  141. Adachi Hiroki,JPX ; Takenouchi Akira,JPX ; Fukada Takeshi,JPX ; Uehara Hiroshi,JPX ; Takemura Yasuhiko,JPX, Semiconductor device and method for manufacturing the same.
  142. Konuma Toshimitsu,JPX ; Sugawara Akira,JPX ; Uehara Yukiko,JPX ; Zhang Hongyong,JPX ; Suzuki Atsunori,JPX ; Ohnuma Hideto,JPX ; Yamaguchi Naoaki,JPX ; Suzawa Hideomi,JPX ; Uochi Hideki,JPX ; Takemura, Semiconductor device and method for manufacturing the same.
  143. Konuma, Toshimitsu; Sugawara, Akira; Uehara, Yukiko; Zhang, Hongyong; Suzuki, Atsunori; Ohnuma, Hideto; Yamaguchi, Naoaki; Suzawa, Hideomi; Uochi, Hideki; Takemura, Yasuhiko, Semiconductor device and method for manufacturing the same.
  144. Konuma, Toshimitsu; Sugawara, Akira; Uehara, Yukiko; Zhang, Hongyong; Suzuki, Atsunori; Ohnuma, Hideto; Yamaguchi, Naoaki; Suzawa, Hideomi; Uochi, Hideki; Takemura, Yasuhiko, Semiconductor device and method for manufacturing the same.
  145. Konuma,Toshimitsu; Sugawara,Akira; Uehara,Yukiko; Zhang,Hongyong; Suzuki,Atsunori; Ohnuma,Hideto; Yamaguchi,Naoaki; Suzawa,Hideomi; Uochi,Hideki; Takemura,Yasuhiko, Semiconductor device and method for manufacturing the same.
  146. Okamoto Yutaka (Tokyo JPX) Yamada Makoto (Kanagawa JPX) Shinguu Masataka (Tokyo JPX), Semiconductor device and method of manufacturing same.
  147. Mase Yasukazu (Tokyo JPX) Abe Masahiro (Yokohama JPX) Yamamoto Tomie (Yokohama JPX), Semiconductor device having a composite insulating interlayer.
  148. Miyazaki Minoru (Kanagawa JPX) Murakami Akane (Kanagawa JPX) Cui Baochun (Kanagawa JPX) Yamamoto Mutsuo (Kanagawa JPX), Semiconductor device having a lead including aluminum.
  149. Yamazaki, Shunpei; Mase, Akira; Hiroki, Masaaki; Takemura, Yasuhiko; Zhang, Hongyong; Uochi, Hideki; Nemoto, Hideki, Semiconductor device having interlayer insulating film.
  150. Yamazaki Shunpei,JPX ; Mase Akira,JPX ; Hiroki Masaaki,JPX ; Takemura Yasuhiko,JPX ; Zhang Hongyong,JPX ; Uochi Hideki,JPX ; Nemoto Hideki,JPX, Semiconductor device having interlayer insulating film and method for forming the same.
  151. Konuma, Toshimitsu; Sugawara, Akira; Uehara, Yukiko; Zhang, Hongyong; Suzuki, Atsunori; Ohnuma, Hideto; Yamaguchi, Naoaki; Suzawa, Hideomi; Uochi, Hideki; Takemura, Yasuhiko, Semiconductor device having pixel electrode and peripheral circuit.
  152. Zhang,Hongyong; Takayama,Toru; Takemura,Yasuhiko; Miyanaga,Akiharu; Ohtani,Hisashi, Semiconductor device structure.
  153. Takahashi Kunihiro (Tokyo JPX) Kojima Yoshikazu (Tokyo JPX) Takasu Hiroaki (Tokyo JPX) Yamazaki Tsuneo (Tokyo JPX) Iwaki Tadao (Tokyo JPX), Semiconductor device with monosilicon layer.
  154. Plus Dora (South Bound Brook NJ) Smeltzer Ronald K. (Princeton Township ; Mercer County NJ), Semiconductor device with source and drain depth extenders and a method of making the same.
  155. Yamazaki, Shunpei; Mase, Akira; Hiroki, Masaaki; Takemura, Yasuhiko; Zhang, Hongyong; Uochi, Hideki; Nemoto, Hideki, Semiconductor display device.
  156. Yamazaki, Shunpei; Murakami, Satoshi; Hayakawa, Masahiko; Kato, Kiyoshi; Osame, Mitsuaki, Semiconductor display device.
  157. Koyama, Jun; Takemura, Yasuhiko, Semiconductor integrated circuit.
  158. Murata Jun (Kunitachi JPX) Tadaki Yoshitaka (Ohme JPX) Asano Isamu (Ohme JPX) Horiuchi Mitsuaki (Hachioji JPX) Sugiura Jun (Musashino JPX) Kaneko Hiroko (Higashimurayama JPX) Shimizu Shinji (Houya JP, Semiconductor integrated circuit device having switching MISFET and capacitor element and method of producing the same,.
  159. Yamazaki Shunpei,JPX ; Zhang Hongyong,JPX ; Kusumoto Naoto,JPX ; Takemura Yasuhiko,JPX, Semiconductor material and method for forming the same and thin film transistor.
  160. Yonehara Takao (Atsugi JPX), Semiconductor member and process for preparing semiconductor member.
  161. Natsui Yoshinobu (Tokyo JPX), Semiconductor memory device.
  162. Noda Masanori (Kanagawa JPX), Semiconductor memory device having silicon nitride overlying only peripheral circuit areas.
  163. Dennison Charles H. (Boise ID) Walker Michael A. (Boise ID), Semiconductor processing methods of forming stacked capacitors.
  164. Kinugawa Masaaki (Tokyo JPX), Short channel CMOS on 110 crystal plane.
  165. Matloubian Mishel (Dallas TX), Sidewall channel stop process.
  166. Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
  167. Sarma Kalluri R. (Mesa AZ) Chanley Charles S. (Scottsdale AZ), Single crystal silicon on quartz.
  168. Sugahara Kazuyuki (Hyogo JPX) Ajika Natsuo (Hyogo JPX) Ogawa Toshiaki (Hyogo JPX) Iwamatsu Toshiaki (Hyogo JPX) Ipposhi Takashi (Hyogo JPX), Stacked-type semiconductor device.
  169. Nelson Craig (Redwood City CA) Solis Javier (Santa Clara CA) Needle David L. (Alameda CA), System for dynamically providing predicted high/slow speed accessing memory to a processing unit based on instructions.
  170. Konishi Nobutake (Hitachiota JPX) Ono Kikuo (Hitachi JPX) Suzuki Takaya (Katsuta JPX) Miyata Kenji (Katsuta JPX), Thin film semiconductor device and method of fabricating the same.
  171. Iwanaga Toshihiko,JPX ; Ino Masumitsu,JPX ; Kaise Kikuo,JPX ; Urazono Takenobu,JPX ; Ikeda Hiroyuki,JPX, Thin film semiconductor device for active matrix panel.
  172. Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX) Konuma Toshimitsu (Kanagawa JPX), Thin film semiconductor device with gate metal oxide and sidewall spacer.
  173. Yamazaki, Shunpei; Takemura, Yasuhiko, Thin film transistor.
  174. Kodaira Toshimoto (Suwa JPX) Oshima Hiroyuki (Suwa JPX) Mano Toshihiko (Suwa JPX), Thin film transistor and display device including same.
  175. Koizumi Toru (Machida JPX) Nakayama Jun (Atsugi JPX) Mizutani Hidemasa (Sagamihara JPX), Thin film transistor and preparation thereof.
  176. Yamazaki Shunpei (Tokyo JPX) Zhang Hongyong (Kanagawa JPX) Kusumoto Naoto (Kanagawa JPX) Takemura Yasuhiko (Kanagawa JPX), Thin film transistor and semiconductor device including a laser crystallized semiconductor.
  177. Miyazaki, Minoru; Murakami, Akane; Cui, Baochun; Yamamoto, Mutsuo, Thin film transistor having pixel electrode connected to a laminate structure.
  178. Nakagawa Katsumi (Tokyo JPX) Komatsu Toshiyuki (Yokohama JPX) Osada Yoshiyuki (Yokosuka JPX) Omata Satoshi (Tokyo JPX) Hirai Yutaka (Tokyo JPX) Nakagiri Takashi (Tokyo JPX), Thin film transistor having polycrystalline silicon layer with 0.01 to 5 atomic % chlorine.
  179. Murakami Akane,JPX ; Cui Baochun,JPX ; Miyazaki Minoru,JPX, Thin film transistor having transparent conductive film.
  180. Yamamoto Hideaki (Tokorozawa JPX) Matsumaru Haruo (Tokyo JPX) Tanaka Yasuo (Koganei JPX) Tsutsui Ken (Tokyo JPX) Tsukada Toshihisa (Musashino JPX) Shirahashi Kazuo (Mobara JPX) Sasano Akira (Tokyo JP, Thin film transistor substrate, liquid crystal display panel and liquid crystal display equipment.
  181. Choi Kwangsoo (Suwon KRX), Thin film transistor with a thin layer of silicon nitride.
  182. Zhang Hongyong (Paresu Miyagami 302 1-10-15 ; Fukamidai ; Yamato-shi ; Kanagawa-ken 242 JPX) Yamazaki Shunpei (21-21 ; Kitakarasuyama ; 7-chome Setagaya-ku ; Tokyo 157 JPX), Thin-film transistor.
  183. Pfiester James R. (Austin TX), Thin-film transistor having an inlaid thin-film channel region.
  184. Zhang Hongyong,JPX ; Takayama Toru,JPX ; Takemura Yasuhiko,JPX ; Miyanaga Akiharu,JPX ; Ohtani Hisashi,JPX, Transistor and semiconductor device.

이 특허를 인용한 특허 (1)

  1. Yamazaki, Shunpei; Akimoto, Kengo; Umezaki, Atsushi, Display device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로