$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

SOI substrate and method for producing the same, solid-state image pickup device and method for producing the same, and image pickup apparatus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-027/12
출원번호 US-0574016 (2009-10-06)
등록번호 US-8101999 (2012-01-24)
우선권정보 JP-2008-263559 (2008-10-10); JP-2009-062397 (2009-03-16)
발명자 / 주소
  • Takizawa, Ritsuo
출원인 / 주소
  • Sony Corporation
대리인 / 주소
    SNR Denton US LLP
인용정보 피인용 횟수 : 1  인용 특허 : 47

초록

A SOI substrate includes a silicon substrate, a silicon oxide layer arranged on the silicon substrate, a silicon layer arranged on the silicon oxide layer, a gettering layer arranged in the silicon substrate, and a damaged layer formed of an impurity-doped region arranged in the silicon oxide layer.

대표청구항

1. A SOI substrate comprising: a silicon substrate;a silicon oxide layer arranged on the silicon substrate;a silicon layer arranged on the silicon oxide layer;a gettering layer arranged in the silicon substrate; anda damaged layer formed of an impurity-doped region in the silicon oxide layer so that

이 특허에 인용된 특허 (47)

  1. Erokhin,Yuri; Blake,Julian G., Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers.
  2. Matsuo, Mie; Kohyama, Yusuke, Back-illuminated type solid-state image pickup device and camera module using the same.
  3. Brady, Frederick, Backside illuminated imager and method of fabricating the same.
  4. Francois J. Henley ; Michael A. Brayan ; William G. En, Cleaving process to fabricate multilayered substrates using low implantation doses.
  5. Henley,Francois J.; Bryan,Michael A.; En,William G., Cleaving process to fabricate multilayered substrates using low implantation doses.
  6. Sasano Nobusuke (Tokyo JPX) Enomoto Tadashi (Kawasaki JPX), Colored microlens array and method of manufacturing same.
  7. Ohmi, Kazuaki; Sakaguchi, Kiyofumi; Yanagita, Kazutaka, Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof.
  8. Levy Miguel ; Osgood ; Jr. Richard M., Crystal ion-slicing of single-crystal films.
  9. Yuasa, Hiroshi; Satake, Tetsuo; Matsuura, Masazumi; Goto, Kinya, Electronic device includes an insulating film having density or carbon concentration varying gradually in the direction of the thickness and a conductive film formed therein.
  10. Wang,Chia Gee; Tsu,Raphael; Lofgren,John Clay, Epitaxial SiObarrier/insulation layer.
  11. Matthew S. Buynoski, Frontside SOI gettering with phosphorus doping.
  12. Henley, Francois J.; Cheung, Nathan W., Gettering technique for wafers made using a controlled cleaving process.
  13. Uya, Shinji, Imaging device, method of driving imaging device, and method of manufacturing imaging device.
  14. Erokhin,Yuri; Dempsey,Kevin J., Internal gettering in SIMOX SOI silicon substrates.
  15. Kozuka Hiraku (Hiratsuka JPX) Sugawa Shigetoshi (Atsugi JPX) Shimizu Hisae (Atsugi JPX), Laminated solid-state image pickup device.
  16. Yamanaka, Hideo, Method and apparatus for producing ultra-thin semiconductor chip and method and apparatus for producing ultra-thin back-illuminated solid-state image pickup device.
  17. Schepis Dominic Joseph (Wappingers Falls NY) Shepard Joseph Francis (Hopewell Junction NY), Method and structure for front-side gettering of silicon-on-insulator substrates.
  18. Nakai, Tetsuya; Ko, Bong Gyun; Hamamoto, Takeshi; Yamada, Takashi, Method for manufacturing SOI substrate.
  19. Matsui Masaki,JPX ; Yamauchi Shoichi,JPX ; Ohshima Hisayoshi,JPX ; Onoda Kunihiro,JPX ; Asai Akiyoshi,JPX ; Sasaya Takanari,JPX ; Enya Takeshi,JPX ; Sakakibara Jun,JPX, Method for manufacturing a semiconductor substrate.
  20. Yamazaki, Shunpei; Ohnuma, Hideto, Method for manufacturing semiconductor device.
  21. Aoki, Yoshiro; Kasamatsu, Riyuusuke; Komatsu, Yukio, Method for manufacturing simox wafer.
  22. Park, Sang-sik; Takagi, Mikio; Choi, Jae-heon; Jung, Sang-il; Lee, Jun-taek, Method for manufacturing solid state image pick-up device.
  23. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Method for producing semiconductor substrate.
  24. Li Jianming (Beijing CNX), Method of making silicon material with enhanced surface mobility by hydrogen ion implantation.
  25. Mouli,Chandra, Methods of forming semiconductor-on-insulator constructions.
  26. Morishita Masakazu (Atsugi JPX) Kikuchi Shin (Isehara JPX), Photoelectric converter with plural regions.
  27. Lea Di Cioccio FR, Process for fabricating a structure of semiconductor-on-insulator type in particular SiCOI.
  28. Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device.
  29. Nagano,Kazumi; Tamura,Tomoyuki; Okada,Satoshi; Takenaka,Katsuro, Radiation detecting device and method of manufacturing the same.
  30. Mouli, Chandra V., SOI CMOS device with reduced DIBL.
  31. Mouli, Chandra V., SOI device with reduced drain induced barrier lowering.
  32. Furukawa, Toshiharu, SOI device with reduced junction capacitance.
  33. Huttner, Thomas; Wurzer, Helmut; Mahnkopf, Reinhard, SOI semiconductor configuration and method of fabricating the same.
  34. Okonogi Kensuke,JPX, SOI substrate having a high heavy metal gettering effect for semiconductor device.
  35. En, William George; Krishnan, Srinath; An, Judy Xilin, Self-aligned floating body control for SOI device through leakage enhanced buried oxide.
  36. Wondrak Wolfgang,DEX ; Held Raban,DEX, Semiconductor component with embedded fixed charges to provide increased high breakdown voltage.
  37. Miura Takao (Tokyo JPX) Imaoka Kazunori (Komae JPX), Semiconductor device having semiconductor-on-insulator structure.
  38. Ueda Tohru,JPX ; Nakamura Kenta,JPX ; Fukushima Yasumori,JPX, Semiconductor storage device capable of improving controllability of density and size of floating gate.
  39. Horikawa Mitsuhiro,JPX ; Watanabe Masahito,JPX, Semiconductor substrate and manufacturing method thereof.
  40. Yamauchi, Shoichi; Ohshima, Hisayoshi; Matsui, Masaki; Onoda, Kunihiro; Ooka, Tadao; Yamanaka, Akitoshi; Izumi, Toshifumi, Semiconductor substrate and method of manufacturing the same.
  41. Okonogi Kensuke,JPX, Semiconductor substrate having a serious effect of gettering heavy metal and method of manufacturing the same.
  42. Horikawa Mitsuhiro,JPX, Semiconductor substrate having polysilicon layers and fabrication process of semiconductor device using the same.
  43. Kakehata, Tetsuya; Kuriki, Kazutaka, Semiconductor substrate, method for manufacturing semiconductor substrate, semiconductor device, and electronic device.
  44. Srikrishnan Kris V., Smart-cut process for the production of thin semiconductor material films.
  45. Fitzgerald,Eugene A.; Pitera,Arthur J., Strained gettering layers for semiconductor processes.
  46. Griffith Richard W. (Satellite Beach FL), Technique for forming electric field shielding layer in oxygen-implanted silicon substrate.
  47. Choe, Kwang Su; Fogel, Keith E.; Maurer, Siegfried L.; Mitchell, Ryan M.; Sadana, Devendra K., Thin buried oxides by low-dose oxygen implantation into modified silicon.

이 특허를 인용한 특허 (1)

  1. Chen, Zhi David, Method of manufacturing a semiconductor heteroepitaxy structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로