$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device having an inorganic coating layer applied over a junction termination extension 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/00
출원번호 US-0342179 (2008-12-23)
등록번호 US-8106487 (2012-01-31)
발명자 / 주소
  • Soendker, Erich H.
  • Hertel, Thomas A.
  • Saldivar, Horacio
출원인 / 주소
  • Pratt & Whitney Rocketdyne, Inc.
대리인 / 주소
    Carlson Gaskey & Olds, P.C.
인용정보 피인용 횟수 : 2  인용 특허 : 165

초록

A semiconductor device includes an inorganic coating layer to at least partially cover a junction termination extension.

대표청구항

1. A semiconductor device, comprising: a substrate;a contact adjacent said substrate;a junction termination extension adjacent said contact;an inorganic coating layer applied to at least a portion of said contact to at least partially cover said junction termination extension, said contact in direct

이 특허에 인용된 특허 (165)

  1. Hiroshi Tomita JP; Soichi Nadahara JP; Motoyuki Sato JP, Apparatus and method for cleaning a semiconductor substrate.
  2. Tomita, Hiroshi; Nadahara, Soichi; Sato, Motoyuki, Apparatus and method for cleaning a semiconductor substrate.
  3. Temple Victor A. K. (Clifton NY) Arthur Stephen D. (Scotia NY) Watrous Donald L. (Clifton Park NY) Neilson John M. S. (Norristown PA), Apparatus and method for increasing breakdown voltage ruggedness in semiconductor devices.
  4. Takano Yusuke,JPX ; Ogura Shizuo,JPX ; Sugiyama Tsunetoshi,JPX ; Kang Wen-Bing,JPX, Apparatus for detecting defects of wires on a wiring board wherein optical sensor includes a film of polymer non-linear.
  5. Watanabe Isao,JPX, Avalanche photodiode with thin built-in depletion region.
  6. Burtzlaff,Robert; Haba,Belgacem; Humpston,Giles; Tuckerman,David B.; Warner,Michael; Mitchell,Craig S., Back-face and edge interconnects for lidded package.
  7. Handique,Kalyan; Burns,Mark A., Compositions and methods for liquid metering in microchannels.
  8. Mu-Chun Wang TW, Cross guard-ring structure to protect the chip crack in low dielectric constant and copper process.
  9. Adkisson,James W.; Gambino,Jeffrey P.; Jaffe,Mark D.; Leidy,Robert K.; Stamper,Anthony K., Damascene copper wiring image sensor.
  10. Beasom,James Douglas, Depletable cathode low charge storage diode.
  11. Bakowski Mietek,SEX ; Gustafsson Ulf,SEX, Depletion region stopper for PN junction in silicon carbide.
  12. Pfirsch Frank,DEX, Device with a P-N junction and a means of reducing the risk of breakdown of the junction.
  13. Zhao, Jian Hui, Double-gated vertical junction field effect power transistor.
  14. Brush Linda Susan ; Neilson John Mannine Savidge, Doubly graded junction termination extension for edge passivation of semiconductor devices.
  15. Jun Zeng ; Gary Mark Dolry ; Praveen MurAleedharan, Edge termination for silicon power devices.
  16. Zeng Jun ; Dolry Gary Mark ; MurAleedharan Praveen, Edge termination for silicon power devices.
  17. Zeng, Jun; Dolry, Gary Mark; MurAleedharan, Praveen, Edge termination for silicon power devices.
  18. Zeng, Jun; Dolry, Gary Mark; MurAleedharan, Praveen, Edge termination for silicon power devices.
  19. Zeng,Jun; Dolry,Gary Mark; MurAleedharan,Praveen, Edge termination for silicon power devices.
  20. Burns,Mark A.; Brahmasandra,Sundaresh N.; Ugaz,Victor M., Electrophoresis in microfabricated devices using photopolymerized polyacrylamide gels and electrode-defined sample injection.
  21. Morozov, Victor; Morozova, Tamara Ya, Electrospray apparatus for mass fabrication of chips and libraries.
  22. Victor Morozov ; Tamara Ya. Morozova, Electrospraying for mass fabrication of chips and libraries.
  23. Singh, Ranbir, Epitaxial edge termination for silicon carbide Schottky devices and methods of fabricating silicon carbide devices incorporating same.
  24. Singh, Ranbir, Epitaxial edge termination for silicon carbide Schottky devices and methods of fabricating silicon carbide devices incorporating same.
  25. Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Rottner Kurt,SEX ; Savage Susan,SEX, Fabrication of a SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
  26. Lesk Israel A. (Phoenix AZ) Hawkins George W. (Mesa AZ) Thomas Ronald E. (Tempe AZ) Hunter William L. (Scottsdale AZ) Casto James J. (Austin TX) McShane Michael B. (Austin TX), Flagless semiconductor package.
  27. Merrett,J. Neil; Isaacs Smith,Tamara; Sheridan,David C.; Williams,John R., Graded junction termination extensions for electronic devices.
  28. Merrett,J. Neil; Isaacs Smith,Tamara; Sheridan,David C.; Williams,John R., Graded junction termination extensions for electronic devices.
  29. Malenfant,Patrick Roland Lucien; Lee,Ji Ung; Li,Yun; Cicha,Walter Vladimir, High performance field effect transistors comprising carbon nanotubes fabricated using solution based processing.
  30. Park,Chan ho, High voltage semiconductor device having high breakdown voltage and method of fabricating the same.
  31. Tu Shang-Hui (Chandler AZ), High voltage semiconductor structure and method.
  32. Hermansson Willy,SEX ; Ramberg Lennart,SEX ; Sigurd Dag,SEX, High voltage silicon carbide semiconductor device with bended edge.
  33. Das, Mrinal Kanti; Lipkin, Lori A.; Palmour, John W.; Sheppard, Scott; Hagleitner, Helmut, High voltage, high temperature capacitor and interconnection structures.
  34. Barthelmess, Reiner; Pfirsch, Frank; Mauder, Anton; Schmidt, Gerhard, High-voltage diode.
  35. Noda,Masaaki; Ikuta,Teruhisa, High-voltage semiconductor device including a floating block.
  36. Ahn, Kie Y.; Forbes, Leonard, Highly reliable gate oxide and method of fabrication.
  37. Robert Forrest Kwasnick ; Jianqiang Liu ; George Edward Possin, Imager structure.
  38. Shoda Masahiro,JPX, Infrared solid-state image pickup device and infrared solid-state image pickup apparatus equipped with this device.
  39. Cronin John Edward ; Luther Barbara Jean, Inorganic seal for encapsulation of an organic layer and method for making the same.
  40. Cronin John Edward ; Luther Barbara Jean, Inorganic seal for encapsulation of an organic layer and method for making the same.
  41. Wright,Michael Dean, Integrated MIS photosensitive device using continuous films.
  42. Czagas, Joseph A.; Woodbury, Dustin A.; Beasom, James D., Integrated circuit having a device wafer with a diffused doped backside layer.
  43. Czagas, Joseph A.; Woodbury, Dustin A.; Beasom, James D., Integrated circuit having a device wafer with a diffused doped backside layer.
  44. Czagas,Joseph A.; Woodbury,Dustin A.; Beasom,James D., Integrated circuit having a device wafer with a diffused doped backside layer.
  45. Shah,Pankaj B., Interacting current spreader and junction extender to increase the voltage blocked in the off state of a high power semiconductor device.
  46. Bakowski Mietek,SEX ; Gustafsson Ulf,SEX, Junction termination for SiC Schottky diode.
  47. Agarwal, Anant; Ryu, Sei-Hyung; Palmour, John W., Large area silicon carbide devices.
  48. Ryu, Sei-Hyung; Agarwal, Anant; Capell, Craig; Palmour, John W., Large area silicon carbide devices and manufacturing methods therefor.
  49. Priefert, Dirk; Rudolf, Ralf; Boguszewicz, Viktor; Michalzik, Frank; Buckhorst, Rolf, Lateral semiconductor component in thin-film SOI technology.
  50. Lipkin Lori A. ; Palmour John Williams, Layered dielectric on silicon carbide semiconductor structures.
  51. Lipkin, Lori A.; Paimour, John Williams, Layered dielectric on silicon carbide semiconductor structures.
  52. Lori A. Lipkin ; John Williams Paimour, Layered dielectric on silicon carbide semiconductor structures.
  53. Tanaka Hirohisa,JPX, Liquid crystal display panel wherein inorganic film is formed over an inorganic insulating film overlying wirings extending across seal area.
  54. Agarwal,Anant; Ryu,Sei Hyung; Palmour,John W., Manufacturing methods for large area silicon carbide devices.
  55. Hideo,Yamanaka, Manufacturing process for ultra slim electrooptic display device unit.
  56. Konstantinov Andrei,SEX, Method for fabricating a silicon carbide device.
  57. Hung,Meng Chi; Tsai,Hao Yi; Hou,Shang Yong, Method for forming copper fuse links.
  58. Joseph A. Czagas ; Dustin A. Woodbury ; James D. Beasom, Method for making a diffused back-side layer on a bonded-wafer with a thick bond oxide.
  59. Tanaka,Jun; Otani,Miharu; Ogata,Kiyoshi; Suzuki,Yasumichi; Hotta,Katsuhiko, Method for manufacturing a semiconductor device.
  60. Koshino Yutaka (Yokohama JPX) Baba Yoshiro (Yokohama JPX) Ohshima Jiro (Kawasaki JPX), Method for manufacturing high-breakdown voltage semiconductor device.
  61. Andreini Antonio (Milan ITX) Contiero Claudio (Buccinasco ITX) Galbiati Paola (Monza ITX), Method for manufacturing semiconductor integrated circuits including CMOS and high-voltage electronic devices.
  62. Kurosawa,Hirofumi; Hagio,Yoshinori, Method for mounting an electronic element on a wiring board.
  63. Su,Jiannong; Yang,Simon Shi ning; Zhang,Jian, Method for processing IC designs for different metal BEOL processes.
  64. Ferla Giuseppe (Catania ITX) Musumeci Salvatore (Riposto ITX), Method for the manufacture of semiconductor devices with planar junctions having a variable charge concentration and a v.
  65. Su,Jiannong; Yang,Simon Shi ning; Zhang,Jian, Method for using a Cu BEOL process to fabricate an integrated circuit (IC) originally having an al design.
  66. Singh Ranbir ; Agarwal Anant K. ; Ryu Sei-Hyung, Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices.
  67. Yang Sheng-Hsing (Hsinchu TWX), Method of fabricating high voltage junction termination extension structure for a semiconductor integrated circuit devic.
  68. Yang Sheng-Hsing (Hsinchu TWX), Method of fabricating junction termination extension structure for high-voltage diode devices.
  69. Udrea,Florin; Amaratunga,Gehan A J, Method of forming a MOS-controllable power semiconductor device for use in an integrated circuit.
  70. Prentice John S. (Palm Bay FL), Method of forming a high voltage junction in a dielectrically isolated island.
  71. Shenai, Krishna; Trivedi, Malay; Neudeck, Philip, Method of forming a semiconductor device with a junction termination layer.
  72. Sugiura Jun,JPX ; Tsuchiya Osamu,JPX ; Ogasawara Makoto,JPX ; Ootsuka Fumio,JPX ; Torii Kazuyoshi,JPX ; Asano Isamu,JPX ; Owada Nobuo,JPX ; Horiuchi Mitsuaki,JPX ; Tamaru Tsuyoshi,JPX ; Aoki Hideo,JP, Method of forming teos oxide and silicon nitride passivation layer on aluminum wiring.
  73. Arthur Stephen D. (Scotia NY) Temple Victor A. K. (Jonesville NY), Method of making high breakdown voltage semiconductor device.
  74. Temple Victor A. K. (Saratoga NY) Tantraporn Wirojana (Schenectady NY), Method of making high breakdown voltage semiconductor device.
  75. Kwasnick, Robert Forrest; Liu, Jianqiang; Possin, George Edward, Method of making imager structure.
  76. Temple Victor A. K. (Clifton Park NY), Method of making symmetrical blocking high voltage breakdown semiconductor device.
  77. Simon Chooi SG; Wenhe Lin SG; Mei Sheng Zhou SG, Method to form zirconium oxide and hafnium oxide for high dielectric constant materials.
  78. Das,Mrinal Kanti; Lipkin,Lori A.; Palmour,John W.; Sheppard,Scott; Hagleitner,Helmut, Methods of fabricating high voltage, high temperature capacitor and interconnection structures.
  79. Ryu,Sei Hyung; Agarwal,Anant K., Methods of fabricating silicon carbide devices including multiple floating guard ring edge termination.
  80. Burns Mark A. ; Mastrangelo Carlos H. ; Sammarco Timothy S. ; Man Francis P. ; Webster James R. ; Johnson Brian N. ; Foerster Bradley ; Jones Darren, Microscale devices and reactions in microscale devices.
  81. Burns Mark A. ; Mastrangelo Carlos H. ; Sammarco Timothy S. ; Man Francis P. ; Webster James R. ; Johnson Brian N. ; Foerster Bradley ; Jones Darren ; Fields Yakeitha ; Kaiser Adam ; Burke David T., Microscale devices and reactions in microscale devices.
  82. Burns,Mark A.; Mastrangelo,Carlos H.; Sammarco,Timothy S.; Man,Francis P.; Webster,James R.; Johnson,Brian N.; Foerster,Bradley; Jones,Darren; Fields,Yakeitha; Kaiser,Adam; Burke,David T., Microscale reaction devices.
  83. Handique Kalyan ; Gogoi Bishnu ; Burns Mark A. ; Mastrangelo Carlos H., Moving microdroplets.
  84. Handique, Kalyan; Gogoi, Bishnu; Burns, Mark A., Moving microdroplets.
  85. Ryu,Sei Hyung; Agarwal,Anant K., Multiple floating guard ring edge termination for silicon carbide devices.
  86. Utpal Kumar Chakrabarti ; Robert Benedict Comizzoli ; John William Osenbach ; Christopher Theis, Non-hermetic APD.
  87. Temple Victor Albert Keith, One mask, power semiconductor device fabrication process.
  88. Watanabe, Akio, Optical isolator module.
  89. Patrick Austin FR; Jean-Louis Sanchez FR; Olivier Causse FR; Marie Breil FR; Jean-Pierre Laur FR; Jean Jalade FR, Peripheral structure for monolithic power device.
  90. Uwe Wahl DE; Holger Vogt DE, Power MOS element and method for producing the same.
  91. Wahl, Uwe; Vogt, Holger, Power MOS element and method for producing the same.
  92. Sankin, Igor; Dufrene, Janna B., Power SiC devices having raised guard rings.
  93. Walden John P. (Schenectady NY) Wildi Eric J. (Clifton Park NY), Power semiconductor device with main current section and emulation current section.
  94. Challa,Ashok; Elbanhawy,Alan; Sapp,Steven P.; Wilson,Peter H.; Sani,Babak S.; Kocon,Christopher B., Power semiconductor devices and methods of manufacture.
  95. Ridley Rodney S. ; Trost Jason R. ; Webb Raymond J., Process for forming high voltage junction termination extension oxide.
  96. Hiraki Shunichi (Hiratsuka JPX) Usuki Yoshikazu (Chigasaki JPX) Takimoto Kazuhiro (Kawasaki JPX), Process of producing a semiconductor device.
  97. Yang,Chao Hsiang, Protective metal structure and method to protect low-K dielectric layer during fuse blow process.
  98. Orava Risto O.,FIX ; Pyyhtia Jouni I.,FIX ; Schulman Tom G.,FIX ; Sarakinos Miltiadis E.,CHX ; Spartiotis Konstantinos E.,FIX, Radiographic imaging devices, systems and methods.
  99. Sugiura, Jun; Tsuchiya, Osamu; Ogasawara, Makoto; Ootsuka, Fumio; Torii, Kazuyoshi; Asano, Isamu; Owada, Nobuo; Horiuchi, Mitsuaki; Tamaru, Tsuyoshi; Aoki, Hideo; Otsuka, Nobuhiro; Shirai, Seiichirou, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A FIRST WIRING STRIP EXPOSED THROUGH A CONNECTING HOLE, A TRANSITION-METAL FILM IN THE CONNECTING HOLE AND AN ALUMINUM WIRING STRIP THEREOVER, AND A TRA.
  100. Ryu, Sei-Hyung; Agarwal, Anant; Das, Mrinal Kanti; Lipkin, Lori A.; Palmour, John W.; Singh, Ranbir, SILICON CARBIDE POWER METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS HAVING A SHORTING CHANNEL AND METHODS OF FABRICATING SILICON CARBIDE METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS HAVING.
  101. Singh Ranbir ; Agarwal Anant K. ; Ryu Sei-Hyung, Self-aligned bipolar junction silicon carbide transistors.
  102. Casady, Jeffrey B.; Carter, Geoffrey E.; Koshka, Yaroslav; Mazzola, Michael S.; Sankin, Igor, Self-aligned transistor and diode topologies in silicon carbide through the use of selective epitaxy or selective implantation.
  103. Schmidt,Gerhard, Semiconductor component having a pn junction and a passivation layer applied on a surface.
  104. Mitlehner Heinz,DEX ; Stephani Dietrich,DEX ; Weinert Ulrich,DEX, Semiconductor component having an edge termination means with high field blocking capability.
  105. Cutter John R.,GB2, Semiconductor device.
  106. Tanaka,Jun; Otani,Miharu; Ogata,Kiyoshi; Suzuki,Yasumichi; Hotta,Katsuhiko, Semiconductor device.
  107. Udrea, Florin; Amaratunga, Gehan A. J., Semiconductor device.
  108. Mietek Bakowski SE; Ulf Gustafsson SE; Heinz Lendenmann SE, Semiconductor device and a method for production thereof.
  109. Minato,Tadaharu; Nitta,Tetsuya, Semiconductor device and manufacturing method for the same.
  110. Schoenberg Mark (Chandler AZ), Semiconductor device and method.
  111. Udrea, Florin; Amaratunga, Gehan A. J., Semiconductor device and method of forming a semiconductor device.
  112. Udrea, Florin; Amaratunga, Gehan A. J., Semiconductor device and method of forming a semiconductor device.
  113. Udrea,Florin; Amaratunga,Gehan A. J., Semiconductor device and method of forming a semiconductor device.
  114. Minato, Tadaharu; Nitta, Tetsuya, Semiconductor device and method of manufacturing the same.
  115. Otani, Miharu; Tanaka, Jun; Hotta, Katsuhiko; Suzuki, Yasumichi; Inoue, Takashi, Semiconductor device and method of manufacturing the semiconductor device.
  116. Onose, Hidekatsu; Yatsuo, Tsutomu; Ohno, Toshiyuki; Oikawa, Saburou, Semiconductor device and power converter using the same.
  117. Takada, Kazuhiko, Semiconductor device having a guard ring.
  118. Takada,Kazuhiko, Semiconductor device having a guard ring.
  119. Shibib Muhammed Ayman, Semiconductor device having a high voltage termination improvement.
  120. Murakami Susumu (Katsuta JPX) Fukuda Takuya (Hitachi JPX) Shimizu Yoshiteru (Katsuta JPX) Sugawara Yoshitaka (Hitachi JPX), Semiconductor device having a semi-insulating layer.
  121. Tanaka, Jun; Otani, Miharu; Ogata, Kiyoshi; Suzuki, Yasumichi; Hotta, Katsuhiko, Semiconductor device having conductor layers stacked on a substrate.
  122. Chow,Tat Sing Paul; Losee,Peter; Balachandran,Santhosh, Semiconductor device having multiple-zone junction termination extension, and method for fabricating the same.
  123. Usami,Tatsuya; Ishigami,Takashi; Kurokawa,Tetsuya; Oda,Noriaki, Semiconductor device including ladder-shaped siloxane hydride and method for manufacturing same.
  124. Usui,Takamasa, Semiconductor device using insulating film of low dielectric constant as interlayer insulating film.
  125. Hayashi Yoshihiro,JPX ; Tanabe Nobuhiro,JPX ; Takeuchi Tsuneo,JPX ; Saito Shinobu,JPX, Semiconductor device with conductive plugs.
  126. Shibib Muhammed A. (Wyomissing Hills PA), Semiconductor device with reduced high voltage termination area and high breakdown voltage.
  127. Sankin,Igor; Merrett,Joseph Neil, Semiconductor device with surge current protection and method of making the same.
  128. Orava Risto Olavi,FIX ; Pyyhtia Jouni Ilari,FIX ; Schulman Tom Gunnar,FIX ; Sarakinos Miltiadis Evangelos,CHX ; Spartiotis Konstantinos Evangelos,FIX, Semiconductor high-energy radiation imaging device.
  129. Konishi, Satoru; Katagiri, Mitsuaki; Yanagisawa, Kazumasa, Semiconductor integrated circuit device.
  130. Yamasaki Kohji (Akishima JPX) Moriwaki Nobuyuki (Kyoto JPX) Ikeda Shuji (Koganei JPX) Nakamura Hideaki (Kodaira JPX) Honjo Shigeru (Ohtsuki JPX), Semiconductor integrated circuit device having a compact arrangement of SRAM cells.
  131. Sugiura Jun,JPX ; Tsuchiya Osamu,JPX ; Ogasawara Makoto,JPX ; Ootsuka Fumio,JPX ; Torii Kazuyoshi,JPX ; Asano Isamu,JPX ; Owada Nobuo,JPX ; Horiuchi Mitsuaki,JPX ; Tamaru Tsuyoshi,JPX ; Aoki Hideo,JP, Semiconductor integrated circuit device process for fabricating the same and apparatus for fabricating the same.
  132. Kamata Tadashi (3-12-10-406 ; Minami-cho Kokubunji-shi ; Tokyo JPX) Honda Mitsuharu (250 ; Hitachi-wakakusaryo ; 657-5 Nogami ; Ohme-shi ; Tokyo JPX) Sugiura Jun (1-22-16 ; Kichijojihigashi-cho Musas, Semiconductor integrated circuit device, method for producing the same, and ion implanter for use in the method.
  133. Jun Sugiura JP; Osamu Tsuchiya JP; Makoto Ogasawara JP; Fumio Ootsuka JP; Kazuyoshi Torii JP; Isamu Asano JP; Nobuo Owada JP; Mitsuaki Horiuchi JP; Tsuyoshi Tamaru JP; Hideo Aoki JP; Nobuhi, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  134. Sugiura Jun (Musashino JPX) Tsuchiya Osamu (Ohme JPX) Ogasawara Makoto (Ohme JPX) Ootsuka Fumio (Ohme JPX) Torii Kazuyoshi (Kodaira JPX) Asano Isamu (Ohme JPX) Owada Nobuo (Ohme JPX) Horiuchi Mitsuak, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  135. Sugiura Jun (Musashino JPX) Tsuchiya Osamu (Ohme JPX) Ogasawara Makoto (Ohme JPX) Ootsuka Fumio (Ohme JPX) Torii Kazuyoshi (Kodaira JPX) Asano Isamu (Ohme JPX) Owada Nobuo (Ohme JPX) Horiuchi Mitsuak, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  136. Sugiura Jun (Musashino) Tsuchiya Osamu (Ohme) Ogasawara Makoto (Ohme) Ootsuka Fumio (Ohme) Torii Kazuyoshi (Kodaira) Asano Isamu (Ohme) Owada Nobuo (Ohme) Horiuchi Mitsuaki (Hachioji) Tamaru Tsuyoshi, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  137. Sugiura Jun,JPX ; Tsuchiya Osamu,JPX ; Ogasawara Makoto,JPX ; Ootsuka Fumio,JPX ; Torii Kazuyoshi,JPX ; Asano Isamu,JPX ; Owada Nobuo,JPX ; Horiuchi Mitsuaki,JPX ; Tamaru Tsuyoshi,JPX ; Aoki Hideo,JP, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  138. Sugiura Jun,JPX ; Tsuchiya Osamu,JPX ; Ogasawara Makoto,JPX ; Ootsuka Fumio,JPX ; Torii Kazuyoshi,JPX ; Asano Isamu,JPX ; Owada Nobuo,JPX ; Horiuchi Mitsuaki,JPX ; Tamaru Tsuyoshi,JPX ; Aoki Hideo,JP, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  139. Sugiura Jun,JPX ; Tsuchiya Osamu,JPX ; Ogasawara Makoto,JPX ; Ootsuka Fumio,JPX ; Torii Kazuyoshi,JPX ; Asano Isamu,JPX ; Owada Nobuo,JPX ; Horiuchi Mitsuaki,JPX ; Tamaru Tsuyoshi,JPX ; Aoki Hideo,JP, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  140. Sugiura, Jun; Tsuchiya, Osamu; Ogasawara, Makoto; Ootsuka, Fumio; Torii, Kazuyoshi; Asano, Isamu; Owada, Nobuo; Horiuchi, Mitsuaki; Tamaru, Tsuyoshi; Aoki, Hideo; Otsuka, Nobuhiro; Shirai, Seiichirou, Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same.
  141. Orava, Risto Olavi; Pyyhtia, Jouni Ilari; Schulman, Tom Gunnar; Sarakinos, Miltiadis Evangelos; Spartiotis, Konstantinos Evangelos, Semiconductor radiation imaging device including threshold circuitry.
  142. Dohnke,Karl; Elpelt,Rudolf; Friedrichs,Peter; Mitlehner,Heinz; Sch철rner,Reinhold, Semiconductor structure with a switch element and an edge element.
  143. Tsutomu Yatsuo JP; Takayuki Iwasaki JP; Hidekatsu Onose JP; Shin Kimura JP, Semiconductor surge absorber, electrical-electronic apparatus, and power module using the same.
  144. Temple Victor A. K. (Clifton Park NY), Semiconductor switching device capable of turn-on only at low applied voltages using self pinch-off means.
  145. Bhalla,Anup; Lui,Sik K., Shielded gate trench (SGT) MOSFET cells implemented with a schottky source contact.
  146. Bakowsky Mietek,SEX ; Bijlenga Bo,SEX ; Gustafsson Ulf,SEX ; Harris Christopher,SEX ; Savage Susan,SEX, SiC Semiconductor device comprising a pn Junction with a voltage absorbing edge.
  147. Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Harris Christopher I.,SEX, SiC semiconductor device comprising a pn junction.
  148. Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Rottner Kurt,SEX ; Savage Susan,SEX, SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
  149. Bakowsky Mietek,SEX ; Bijlenga Bo,SEX ; Gustafsson Ulf,SEX ; Harris Christopher,SEX ; Savage Susan,SEX, SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
  150. Dietrich Stephani DE; Heinz Mitlehner DE, Silicon-based semiconductor component with high-efficiency barrier junction termination.
  151. Jantsch Ottomar (Erlangen DT) Feigt Ingmar (Erlangen DT) Willig Wolf Rudiger (Erlangen-Bruck DT), Strip type radiation detector and method of making same.
  152. Humpston,Giles, Structure and method of making capped chips including vertical interconnects having stud bumps engaged to surfaces of said caps.
  153. McWilliams,Bruce M.; Humpston,Giles; Haba,Belgacem; Tuckerman,David B., Structure and method of making sealed capped chips.
  154. Chen Xingbi,CNX, Surface voltage sustaining structure for semiconductor devices.
  155. Temple Victor A. K. (Clifton Park NY), Symmetrical blocking high voltage breakdown semiconducotr device.
  156. Temple Victor A. K. (Clifton Park NY) Arthur Stephen D. (Scotia NY) Gray Peter V. (Scotia NY), Symmetrical blocking high voltage semiconductor device and method of fabrication.
  157. Han Min-Koo,KRX ; Choi Yearn-Ik,KRX ; Kim Han-Soo,KRX ; Kim Seong-Dong,KRX, Tapered dielectric microelectronic structures and associated methods.
  158. Burns,Mark A.; Pal,Rohit, Thermal micro-valves for micro-integrated devices.
  159. Burns, Mark A.; Johnson, Brian N.; Chen, Michael, Thermal microvalves.
  160. Burns Mark A. ; Johnson Brian N. ; Chen Michael,SGX, Thermal microvalves in a fluid flow method.
  161. Drukier Andrzej J. ; Sagdejev Igor R., Ultralow background multiple photon detector.
  162. Ryu,Sei Hyung, Vertical JFET limited silicon carbide power metal-oxide semiconductor field effect transistors.
  163. Kub,Francis J.; Hobart,Karl D., Vertical conducting power semiconducting devices made by deep reactive ion etching.
  164. Kub,Francis J.; Hobart,Karl D., Vertical conducting power semiconductor devices implemented by deep etch.
  165. Aoki,Toyohiro; Burrell,Lloyd G.; Sauter,Wolfgang, Wirebond crack sensor for low-k die.

이 특허를 인용한 특허 (2)

  1. Ota, Chiharu; Kono, Hiroshi; Takao, Kazuto; Shinohe, Takashi, Semiconductor device and method for fabricating the same.
  2. Uchida, Masao, Semiconductor device including semiconductor substrate, silicon carbide semiconductor layer, first electrode and second electrode.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로