A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles
A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles corresponding to the phase relationship between the clock edges of the first and second clock signals. The phase detector also includes a charge pump that receives select signals from the phase detector circuits and produces an increasing or decreasing control signal when the first and second clock signals do not have the predetermined phase relationship, and a non-varying control signal when the first and second clock signals do have the predetermined phase relationship. The control signal may be used to adjust the delay value of a voltage-controlled delay circuit in order to adjust the phase relationship between the first and second clock signals to have a predetermined phase relationship.
대표청구항▼
1. A phase detector comprising: a first input configured to receive a first clock signal;a second input configured to receive a second clock signal; anda charge pump comprising an output terminal, a first current source, and a second current source, and wherein the charge pump is configured to cause
1. A phase detector comprising: a first input configured to receive a first clock signal;a second input configured to receive a second clock signal; anda charge pump comprising an output terminal, a first current source, and a second current source, and wherein the charge pump is configured to cause the first and second current sources to bypass the output terminal responsive to the first and second clock signals being substantially in phase,wherein the charge pump comprises a first switching device and a second switching device coupled in series between the first current source and the output terminal, and wherein one of the first and second switching devices is configured to substantially prevent current flow between the first current source and the output terminal responsive to the first and second clock signals being in phase, andwherein the charge pump comprises a third switching device and a fourth switching device coupled in series between the second current source and the output terminal, and wherein one of the third and fourth switching devices is configured to substantially prevent current flow between the second current source and the output terminal responsive to the first and second clock signals being in phase. 2. The phase detector of claim 1, wherein the charge pump is further configured to couple the first current source to the output terminal responsive to the first clock signal leading the second clock signal. 3. The phase detector of claim 2, wherein the charge pump is further configured to couple the second current source to the output terminal responsive to the first clock signal lagging the second clock signal. 4. The phase detector of claim 1, wherein the first and second switching devices are configured to substantially allow current flow between the first current source and the output terminal responsive to the first clock signal leading the second clock signal. 5. The phase detector of claim 1, wherein the third and fourth switching devices are configured to substantially allow current flow between the second current source and the output terminal responsive to the first clock signal lagging the second clock signal. 6. The phase detector of claim 1, further comprising: a first phase detector circuit configured to receive the first and second clock signals and generate a first control signal indicative of a time between a rising edge of the second clock signal and a falling edge of the first clock signal;a second phase detector circuit configured to receive the first and second clock signals and generate a second control signal indicative of a time between a rising edge of the first clock signal and a falling edge of the second clock signal; andwherein the first and third switching devices are configured to receive the first control signal and wherein the second and fourth switching devices are configured to receive the second control signal. 7. The phase detector of claim 1, further comprising a compensation circuit coupled between the first and second current sources and configured to maintain a substantially constant voltage between the first and second current sources. 8. A method for generating a phase dependent output signal, the method comprising: coupling a first current source to an output terminal responsive to a first clock signal leading a second clock signal;coupling a second current source to the output terminal responsive to the first clock signal lagging the second clock signal;causing the first and second current sources to bypass the output terminal when the first and second clock signals are substantially in phase;generating a first control signal corresponding to a time between a rising edge of the second clock signal and a falling edge of the first clock signal; andgenerating a second control signal corresponding to a time between a rising edge of the first clock signal and a falling edge of the second clock signal,wherein the act of coupling the first current source to the output terminal occurs responsive to the first and second control signals simultaneously having a first voltage level, and wherein the act of coupling the second current source to the output terminal occurs responsive to the first and second control signals simultaneously having a second voltage level. 9. The method of claim 8, further comprising at least partially compensating for a voltage difference between the first and second current sources. 10. The method of claim 8 wherein the act of decoupling the first and second current sources occurs responsive to the first and second control signals having opposite voltage levels. 11. The method of claim 8 further comprising coupling an output signal from the output terminal to a control terminal of a variable delay line. 12. A clock generator comprising: a variable delay unit configured to receive a clock signal and generate a delayed clock signal by an amount based in part on a first control signal, wherein the variable delay unit includes a multi-tap variable delay unit having a plurality of taps, each tap configured to output an intermediate clock signal having a respective delay relative to the clock signal, a delay between at least two of the intermediate clock signals being based in part on a second control signal received by the multi-tap variable delay unit;a first phase detector configured to receive the clock signal and the delayed clock signal and configured to generate the first control signal based on a phase relationship between the clock signal and the delayed clock signal, wherein the first phase detector is further configured to maintain a substantially constant first control signal responsive to the clock signal and the delayed clock signal having a selected phase relationship; anda second phase detector configured to receive the at least two intermediate clock signals and generate the second control signal based on a phase relationship between the two intermediate clock signals, wherein the second phase detector is further configured to maintain a substantially constant second control signal responsive to the at least two intermediate clock signals having another selected phase relationship. 13. The clock generator of claim 12, wherein the phase detector is further configured to adjust the control signal in a first direction responsive to an indication the clock signal leads the delayed clock signal by an amount greater than that of the selected phase relationship, and wherein the phase detector is further configured to adjust the control signal in a second direction responsive to an indication the clock signal lags the delayed clock signal by an amount greater than that of the selected phase relationship. 14. The clock generator of claim 12, further comprising: a multiplexer configured to receive the intermediate clock signals generated by the multi-tap variable delay unit and select at least one of the intermediate clock signals to couple to another circuit element; anda simulated multiplexer coupled between one of the taps of the multi-tap variable delay unit and the first phase detector, the simulated multiplexer configured to simulate a delay generated by the multiplexer. 15. The clock generator of claim 12, wherein the phase detector comprises: a charge pump comprising an output terminal, a first current source, and a second current source, and wherein the charge pump is configured to cause the first and second current sources to bypass the output terminal responsive to the clock signal and the delayed clock signal having the selected phase relationship. 16. The clock generator of claim 15, wherein the charge pump further comprises a first and a second switching device coupled in series between the first current source and the output terminal, and wherein one of the first and second switching devices are configured to substantially prevent current flow between the first current source and the output terminal responsive to the clock signal and the delayed clock signals having the selected phase relationship.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (287)
Gaudet Brian, 10/100 mb clock recovery architecture for switches, repeaters and multi-physical layer ports.
Boler Clifford H. (Bloomington MN) Leake William W. (St. Paul MN) Rai Surinder S. (Plymouth MN) Zemske Gene B. (Minneapolis MN), CMOS output buffer providing high drive current with minimum output signal distortion.
Bechade Roland (South Burlington VT) Ferraiolo Frank D. (New Windsor NY) Kaufmann Bruce (Jericho VT) Novof Ilya I. (Durham NC) Oakland Steven F. (Colchester VT) Shaw Kenneth (Essex Junction VT) Skars, Clock signal latency elimination network.
Cunningham Earl A. (Rochester MN) Porter ; Jr. Townsend H. (Rochester MN) Rae James W. (Rochester MN), Clocking method and apparatus for use with partial response coded binary data.
Stones Mitchell A. (Phoenix AZ) Richardson Nicholas J. (Tempe AZ), Combination asynchronous cache system and automatic clock tuning device and method therefor.
Mittel James G. (Lake Worth FL) Johnson Philip L. (Lake Worth FL) Barrett ; Jr. Raymond L. (Ft. Lauderdale FL), Controlled tracking of oscillators in a circuit with multiple frequency sensitive elements.
Hotta Takashi (Hitachi JPX) Kurita Kozaburo (Hitachi JPX) Iwamura Masahiro (Hitachi JPX) Maejima Hideo (Hitachi JPX) Tanaka Shigeya (Hitachi JPX) Bandoh Tadaaki (Tohkai JPX) Nakatsuka Yasuhiro (Hitac, Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clockin.
Tanaka Akira,JPX ; Doi Toshio,JPX ; Ishibashi Kenichi,JPX ; Hayashi Takehisa,JPX ; Yamagiwa Akira,JPX, Data transfer apparatus fetching reception data at maximum margin of timing.
Donnelly Kevin S. ; Chau Pak Shing ; Horowitz Mark A. ; Lee Thomas H. ; Johnson Mark G. ; Lau Benedict C. ; Yu Leung ; Garlepp Bruno W. ; Chan Yiu-Fai ; Kim Jun ; Tran Chanh Vi ; Stark Donald C., Delay-locked loop circuitry for clock delay adjustment.
Dunlop Alfred E. (Murray Hill NJ) Gabara Thaddeus J. (North Whitehall Township ; Lehigh County PA) Knauer Scott C. (Mountainside NJ), Digitally controlled element sizing.
Ware Frederick A. (Los Altos Hills CA) Dillon John B. (Palo Alto CA) Barth Richard M. (Palo Alto CA) Garrett ; Jr. Billy W. (Mountain View CA) Atwood ; Jr. John G. (San Jose CA) Farmwald Michael P. (, Dynamic random access memory system.
Casasanta Joseph A. (Allen TX) Andresen Bernhard H. (Dallas TX) Satoh Yoshinori (Plano TX) Keeney Stanley C. (Dallas TX) Martin Robert C. (Dallas TX), Fine resolution digital delay line with coarse and fine adjustment stages.
Barrett ; Jr. Raymond Louis (Ft. Lauderdale FL) Herold Barry W. (Boca Raton FL) Pajunen Grazyna Anna (Delray Beach FL) Davis Walter L. (Parkland FL), Hybrid analog-digital phase error detector.
Long Marty L. (Meas AZ) Ward James (Gilbert AZ), Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor.
Rothenberger Roland D. (Poway CA) Sullivan Greg T. (Escondido CA) Tung Kenny Y. (Escondido CA), Integrated circuit memory having high speed and low power by selectively coupling compensation components to a pulse gen.
Pascucci Luigi (Sesto San Giovanni ITX) Olivo Marco (Bergamo ITX) Golla Carla Maris (Sesto San Giovanni ITX), Internal timing method and circuit for programmable memories.
Parker Lanny L. (Mesa AZ) Atriss Ahmad H. (Chandler AZ) Peterson Benjamin C. (Tempe AZ) Mueller Dean W. (Portland OR), Lock detection for a phase lock loop.
Allgood Robert N. (Austin TX) Peterson Joe W. (Austin TX) Whatley Roger A. (Austin TX), MOS Analog switch driven by complementary, minimally skewed clock signals.
Johnson Mark C. (San Jose CA) Lang Donald J. (Cupertino CA) Sarma Sudha (Tucson AZ) Wade Forrest L. (Tucson AZ) Yanes Adalberto G. (Sunnyvale CA), Memory controller for reading data from synchronous RAM.
Jeddeloh Joseph M. (Minneapolis MN) Rooney Jeffrey J. (Red Wing MN) Nicholson Richard F. (Lake City MN) Klein Dean A. (Lake City MN), Memory controller with low skew control signal.
David B. Gustavson ; David V. James ; Hans A. Wiggers ; Peter B. Gillingham CA; Cormac M. O'Connell CA; Bruce Millar CA; Jean Crepeau CA; Kevin J. Ryan ; Terry R. Lee ; Brent Keeth ; Troy A, Memory system having synchronous-link DRAM (SLDRAM) devices and controller.
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory dev.
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same.
Keeth Brent, Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same.
Murray Bradley Arlice ; Cheraso Gregory Paul, Method and apparatus for adjusting a communication strategy in a radio communication system using location.
Sine Christopher J. (San Jose CA) Ilkbahar Alper (Santa Cruz CA) Mak Tak M. (Union City CA), Method and apparatus for buffer self-test and characterization.
Myers Glen A. (279 Laureles Grade Rd. Salinas CA 93908) Petersen Stephen C. (4222 Davis St. Santa Clara CA 95054), Method and apparatus for frequency independent phase tracking of input signals in receiving systems and the like.
Ware Frederick A. (Los Altos Hills CA) Gasbarro James A. (Mountain Vew CA) Dillon John B. (Palo Alto CA) Farmwald Michael P. (Portola Valley CA) Horowitz Mark A. (Palo Alto CA) Griffin Matthew M. (Mo, Method and apparatus for implementing refresh in a synchronous DRAM system.
Ware Frederick A. (Los Altos Hills CA) Gasbarro James A. (Mountain View CA) Dillon John B. (Palo Alto CA) Griffin Matthew M. (Mountain View CA) Barth Richard M. (Palo Alto CA) Horowitz Mark A. (Palo , Method and apparatus for power control in devices.
Troy A. Manning, Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same.
Gasbarro James A. (Mountain View CA) Horowitz Mark A. (Palo Alto CA) Barth Richard M. (Palo Alto CA) Lee Winston K. M. (South San Francisco CA) Leung Wingyu (Cupertino CA) Farmwald Paul M. (Portola V, Method and circuitry for minimizing clock-data skew in a bus system.
Motley Gordon W. (Ft. Collins CO) Maitland David S. (Ft. Collins CO) Meier Peter J. (Ft. Collins CO), Method of programming a desired source resistance for a driver stage.
Dillon John B. (Palo Alto CA) Nimmagadda Srinivas (Santa Clara CA) Moncayo Alfredo (Redwood City CA), Modular bus with single or double parallel termination.
Liang Jui (Laguna Niguel CA) Co Ramon (Trabuco Canyon CA) Gui Ann (Sunnyvale CA), Multiphase clock synthesizer having a plurality of phase shifted inputs to a plurality of phase comparators in a phase l.
Shen Paul (San Diego CA) Paik Woo H. (Encinitas CA) Krause Edward A. (San Diego CA), Multiple serial access memory for use in feedback systems such as motion compensated television.
Ohshima Shigeo (Yokohama JPX) Ikawa Tatsuo (Mitaka JPX), Multiport memory with test signal generating circuit controlling data transfer from RAM port to SAM port.
Baumert Robert J. (Allentown PA) Muscavage Richard (Gilbertsville PA) Pritchett Robert L. (East Allen Township PA), Normalization of apparent propagation delay.
Clay Donald W. (Boulder County CO) O\Keeffe Michael J. (Boulder County CO) Perera S. Robert (Boulder County CO) Rather Howard H. (Boulder County CO) Rundell John P. (Adams County CO), Optical data format employing resynchronizable data sectors.
Zagar Paul S. (Boise ID) Schaefer Scott (Boise ID), Optimization circuitry and control for a synchronous memory device with programmable latency period.
Casper Stephen L. (Boise ID) Porter Stephen R. (Boise ID), Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method.
MacIntyre Douglas A. (Allston MA) Hawkins Thomas B. (Boylston MA), Phase delay compensator using gating signal generated by a synchronizer for loading and shifting of bit pattern to produ.
Sanchez Hector (Austin TX) Alvarez Jose (Leander TX) Gerosa Gianfranco (Austin TX), Phase locked loop with low power feedback path and method of operation.
Morzano Christopher K. ; Ingalls Charles L., Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access me.
Koerner Christopher (Longmont CO) Gutierrez ; Jr. Alberto (Fort Collins CO) Pumphrey Edward G. (Colorado Springs CO), Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and volta.
Latif Farrukh A. (Malvern PA) Stevens Michael D. (Paoli PA) Moysey John A. (Malvern PA) Shinkarovsky Michael (Harleysville PA) Nguyen Hung (Downingtown PA) Dale Michele Z. (Audubon PA), Programmable multiple I/O interface controller.
Furutani Kiyohiro (Itami JPX) Mashiko Koichiro (Itami JPX) Arimoto Kazutami (Itami JPX) Matsumoto Noriaki (Itami JPX) Matsuda Yoshio (Itami JPX), Random access memory with a plurality amplifier groups for reading and writing in normal and test modes.
Tsukada Shyuichi (Tokyo JPX), Selector circuit selecting and outputting voltage applied to one of first and second terminal in response to voltage lev.
Crouch Alfred L. (Austin TX) Pressly Matthew D. (Austin TX), Self re-seeding linear feedback shift register (LFSR) data processing system for generating a pseudo-random test bit str.
Ohno Yasuhiro (Tokyo JPX) Miyata Manabu (Tokyo JPX), Semicoductor memory with a timing controlled for receiving data at a semiconductor memory module to be accessed.
Fujioka Shinya (Kawasaki JPX) Hatakeyama Atsushi (Kawasaki JPX) Mochizuki Hirohiko (Kawasaki JPX), Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks.
O\Keeffe Michael J. (Longmont CO) Graba James M. (Longmont CO) Noyes George I. (Boulder CO), Sync pattern encoding system for data sectors written on a storage medium.
Hush Glen (Boise ID) Seibert Mike (Eagle ID) Mailloux Jeff (Boise ID) Thomann Mark R. (Boise ID), Video random access memory device and method implementing independent two WE nibble control.
Michiyoshi, Takashi, Oscillation frequency control circuit, DC-DC converter including the oscillation frequency control circuit, and semiconductor device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.