Timer offsetting mechanism in a virtual machine environment
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/455
G06F-001/12
G06F-009/46
출원번호
US-0976970
(2004-10-29)
등록번호
US-8146078
(2012-03-27)
발명자
/ 주소
Bennett, Steven M.
Neiger, Gilbert
Anderson, Andrew V.
출원인 / 주소
Intel Corporation
대리인 / 주소
Blakely, Sokoloff, Taylor & Zafman LLP
인용정보
피인용 횟수 :
19인용 특허 :
193
초록▼
In one embodiment, a method includes receiving a request to transition control to a virtual machine (VM) from a virtual machine monitor (VMM), calculating an offset value, receiving, during operation of the VM, a request for a current value of the timer, adjusting the current value of the timer base
In one embodiment, a method includes receiving a request to transition control to a virtual machine (VM) from a virtual machine monitor (VMM), calculating an offset value, receiving, during operation of the VM, a request for a current value of the timer, adjusting the current value of the timer based on the offset value, and providing the adjusted timer value to the VM.
대표청구항▼
1. A method comprising: receiving a request to transition control of a guest software from a virtual machine monitor (VMM) to an existing first virtual machine (VM), the first VM and VMM residing at an application server of a computer system;transitioning control to the first VM upon receiving the r
1. A method comprising: receiving a request to transition control of a guest software from a virtual machine monitor (VMM) to an existing first virtual machine (VM), the first VM and VMM residing at an application server of a computer system;transitioning control to the first VM upon receiving the request from the VMM;calculating an offset value, the offset value being an aggregate value of time intervals during which the first VM being used was not running due to an execution of the VMM or a second VM, wherein calculating the offset value comprises determining a difference between a timer value read upon receiving the request to transition control to the VM and a timer value saved upon detecting a prior event associated with a transition of control from the VM to the VMM, and subtracting the difference from a value of a timer offset field;during execution of the first VM, adjusting a current value of a timer based on the difference between the current value and the calculated offset value; andproviding the adjusted timer value to the first VM. 2. The method of claim 1 further comprising storing the calculated timer offset value to the timer offset field. 3. The method of claim 1 further comprising: determining that an adjust timer offset indicator is set to an enabled value prior to determining the difference. 4. The method of claim 1 further comprising: determining that an adjust timer offset indicator is set to a disabled value; andreading a timer offset field, a value of the timer offset field being subsequently used as the offset value. 5. The method of claim 1 wherein the timer value is saved upon detecting the prior event associated with the transition of control to the VMM if a save timer indicator is enabled. 6. The method of claim 1 further comprising: determining that a timer access control indicator is set to an exit value; andtransitioning control to the VMM in response to the request. 7. The method of claim 1 further comprising: determining that offsetting of the timer is disabled; andloading an offset register with zero. 8. A system comprising: a computer system having a memory and a processor coupled with the memory, the memory including a first virtual machine (VM) and a virtual machine monitor (VMM), the computer system further having an application server, the application server to:receive a request to transition control of a guest software from the VMM to the first VM, the first VM and VMM residing at an application server of a computer system;andcalculate an offset value being an aggregate value of time intervals during which the first VM being used was not running due to an execution of the VMM or a second VM, and, during the execution of the first VM, adjust a current value of a timer based on the difference between the current value and the calculated offset value, wherein the offset value is calculated by determining a difference between a timer value read upon receiving the request to transition control to the VM and a timer value saved upon detecting a prior event associated with a transition of control from the VM to the VMM, and subtracting the difference from a value of a timer offset field; andprovide the adjusted timer value to the first VM. 9. The system of claim 8 wherein the application server is further modified to provide a timer offset field storing the calculated timer offset value. 10. The system of claim 8 wherein the application server is further modified to include an adjust timer offset indicator. 11. The system of claim 10 wherein the application server is further modified to determine that the adjust timer offset indicator is set to an enabled value prior to determining the difference. 12. The system of claim 8 wherein the application server is further modified to determine that an adjust timer offset indicator is set to a disabled value, and to read a timer offset field, a value of the timer offset field being subsequently used as the offset value. 13. The system of claim 8 wherein the application server is further modified to store a save timer indicator used by the timer access logic to determine whether to save the timer value upon detecting the prior event associated with the transition of control to the VMM. 14. A non-transitory machine-readable storage medium containing instructions which, when executed, cause a machine to: receive a request to transition control of a guest software from a virtual machine monitor (VMM) to an existing first virtual machine (VM), the first VM and VMM residing at an application server of a computer system;calculate an offset value, the offset value being an aggregate value of time intervals during which the first VM being used was not running due to an execution of the VMM or a second VM, wherein the offset value is calculated by determining a difference between a timer value read upon receiving the request to transition control to the VM and a timer value saved upon detecting a prior event associated with a transition of control from the VM to the VMM, and subtracting the difference from a value of a timer offset field;during execution of the first VM, adjust a current value of a timer based on the difference between the current value and the calculated offset value; andprovide the adjusted timer value to the first VM. 15. The non-transitory machine-readable storage medium of claim 14 wherein the timer value is read upon receiving the request to transition control to the VM if an adjust timer offset indicator is enabled. 16. The non-transitory machine-readable storage medium of claim 14 wherein the timer value is saved upon detecting the prior event associated with the transition of control to the VMM if a save timer indicator is enabled.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (193)
Ryba Edward G. (Milpitas CA) Lipman Peter H. (Cupertino CA) Connell Jefferson J. (Cupertino CA) Weiss David (Palo Alto CA), Access control mechanism controlling access to and logical purging of access register translation lookaside buffer (ALB).
Gannon Patrick M. (Poughkeepsie NY) Gum Peter H. (Poughkeepsie NY) Hough Roger E. (Highland NY) Murray Robert E. (Woodstock NY), Apparatus and method for TLB purge reduction in a multi-level machine system.
Bealkowski Richard (Delray Beach FL) Blackledge ; Jr. John W. (Boca Raton FL) Cronk Doyle S. (Boca Raton FL) Dayan Richard A. (Boca Raton FL) Dixon Jerry D. (Boca Raton FL) Kinnear Scott G. (Boca Rat, Apparatus and method for preventing unauthorized access to BIOS in a personal computer system.
Brelsford David P. (Hyde Park NY) Cutler Melvin M. (Los Angeles CA) Lafitte Jean-Louis (Moens NY FRX) Gdaniec Joseph M. (Hyde Park NY) Osisek Damian L. (Vestal NY) Plambeck Kenneth E. (Poughkeepsie N, Apparatus and method for providing private and shared access to host address and data spaces by guest programs in a virt.
Heller Andrew R. (Morgan Hill CA) Worley ; Jr. William S. (Endicott NY), Authorization mechanism for transfer of program control or data between different address spaces having different storag.
Ermolovich Thomas R. (Lexington MA) Stewart Robert E. (Stow MA) Leonard Judson S. (Acton MA) Cutler David N. (Nashua NH), Communications device for data processing system.
Satou Mitsugu,JPX ; Iwata Shunichi,JPX, Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple isolated memories in an isolated execution environment.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple memory zones in an isolated execution environment.
Curtis, Bryce Allen, Cross-platform program, system, and method having a global registry object for mapping registry equivalent functions in an OS/2 operating system environment.
Gum Peter H. (Poughkeepsie NY) Hough Roger E. (Highland NY) Murray Robert E. (Woodstock NY), Data processing control of second-level quest virtual machines without host intervention.
Morley Richard E. (Greenville NH), Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and met.
Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Executing isolated mode instructions in a secure system running in privilege rings.
Nakamura Kouji,JPX, Exposure apparatus, output control method for energy source, laser device using the control method, and method of producing microdevice.
Adams Phillip M. (Parowan UT) Holmstron Larry W. (Salt Lake City UT) Jacob Steve A. (South Weber UT) Powell Steven H. (Ogden UT) Condie Robert F. (Tuscon AZ) Culley Martin L. (Tuscon AZ), Kernels, description tables, and device drivers.
Johnson James Scott (Fort Worth TX) Short Tim (Duncanville TX) Intrater Gideon (Sunnyvale CA), Memory management circuit which provides simulated privilege levels.
Barnett Philip C.,GBX, Memory management method and apparatus for partitioning homogeneous memory and restricting access of installed applications to predetermined memory ranges.
Chemin Francois (Plaisir FRX) Ugon Michel (Maurepas FRX), Method and apparatus for certifying services obtained using a portable carrier such as a memory card.
Harold L. McFarland ; David R. Stiles ; Korbin S. Van Dyke ; Shrenik Mehta ; John Gregory Favor ; Dale R. Greenley ; Robert A. Cargnoni, Method and apparatus for debugging an integrated circuit.
Blandy Geoffrey O. (Vestal NY) Heller Lisa C. (Saugerties NY) Murray Robert E. (Woodstock NY), Method and apparatus for enabling an interpretive execution subset.
Miller David A. ; Jansen Kenneth A. ; Culley Paul R. ; Taylor Mark ; Izquierdo Javier F., Method and apparatus for independently resetting processors and cache controllers in multiple processor systems.
Kubala Jeffrey P. ; Siegel Ira G. ; Trowell Kenneth M., Method and apparatus for synchronizing selected logical partitions of a partitioned information handling system to an external time reference.
Cotichini Christian,CAX ; Cain Fraser,CAX ; Ashworth David G.,CAX ; Livingston Peter Michael Bruce,CAX ; Solymar Gabor,CAX ; Gardner Philip B.,CAX ; Woinoski Timothy S.,CAX, Method and apparatus to monitor and locate an electronic device using a secured intelligent agent.
Luiz Fernando A. (Monte Sereno CA) Snyder Harlan C. (Saratoga CA) Sorg ; Jr. John H. (Los Gatos CA), Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system.
Kahle James Allan ; Loper Albert J. ; Mallick Soummya ; Ogden Aubrey Deene ; Sell John Victor, Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions w.
Hazard Michel (Mareil/Mauldre FRX) Ugon Michel (Maurepas FRX), Method for authenticating an external authorizing datum by a portable object, such as a memory card.
Melo Michael D. (Billerica MA), Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 8048.
Hazard Michel (Mareil/Mauldre FRX), Method for certifying the authenticity of a datum exchanged between two devices connected locally or remotely by a trans.
Ugon Michel (Maurepas FRX) Oisel Andr (Elancourt FRX), Method for checking the integrity of a program or data, and apparatus for implementing this method.
Greenstein Paul Gregory ; Guyette Richard Roland ; Rodell John Ted, Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for.
Sato Takashi, Method for synchronizing a cycle master node to a cycle slave node using synchronization information from an external network or sub-network which is supplied to the cycle slave node.
Panwar Ramesh ; Chamdani Joseph I., Method of executing coded instructions in a multiprocessor having shared execution resources including active, nap, and sleep states in accordance with cache miss latency.
Scalzi Casper A. (Poughkeepsie NY) Starke William J. (Austin TX), Method of using a target processor to execute programs of a source architecture that uses multiple address spaces.
Ganapathy Narayanan ; Stevens Luis F. ; Schimmel Curt F., Method, system and computer program product for dynamically allocating large memory pages of different sizes.
Eugene Feng ; Gary Phillips, Microcontroller system having allocation circuitry to selectively allocate and/or hide portions of a program memory address space.
Grimmer ; Jr. George G. ; Rhoades Michael W., Microcontroller with security logic circuit which prevents reading of internal memory by external program.
Goetz John W. ; Mahin Stephen W. ; Bergkvist John J., Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set archi.
Blomgren James S. (San Jose CA) Bracking Jimmy (San Jose CA) Richter David (San Jose CA) Spahn Francis (El Cerrito CA), Microprocessor with operation capture facility.
Hough Roger E. (Austin TX) Murray Robert E. (Kingston NY), Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals.
McDonald, Michael F.; Arora, Sumeet; Chu, Mark, Mutual exclusion at the record level with priority inheritance for embedded systems using one semaphore.
Reardon David C., Network security system allowing access and modification to a security subsystem after initial installation when a master token is in place.
Neufeld E. David (Tomball TX), Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data trans.
Provanzano Salvatore R. (Melrose MA) Aldrich Wilbert H. (Winchester MA) D\Angelo Robert A. (Windham NH) Drottar Emil P. (Ipswich MA) Finnegan ; Jr. John J. (Hudson NH) Heom James (Bedford MA) Hill La, Programmable controller.
Robinson Paul T. (Arlington MA) Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA), Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces.
John K. Gee ; David A. Greve ; David S. Hardin ; Allen P. Mass ; Michael H. Masters ; Nick M. Mykris ; Matthew M. Wilding, Real time processor capable of concurrently running multiple independent JAVA machines.
Goire Christian (Les Clayes Sous Bois FRX) Sigaud Alain (Elancourt FRX) Moyal Eric (Paris FRX), Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal.
Browne Hendrik A., Secure computer system and method of providing secure access to a computer system including a stand alone switch operable to inhibit data corruption on a storage device.
Mark J. Foster ; Saifuddin T. Fakhruddin ; James L. Walker ; Matthew B. Mendelow ; Jiming Sun ; Rodman S. Brahman ; Michael P. Krau ; Brian D. Willoughby ; Michael D. Maddix ; Steven L. Belt, Suspend/resume capability for a protected mode microprocesser.
Hudson Jerome D. ; Champagne Jean-Paul,FRX ; Galindo Mary A. ; Hickerson Cynthia M. K. ; Hickman Donna R. ; Lockhart Robert P. ; Saddler Nancy B. ; Stange Patricia A., System and method for accessing enterprise-wide resources by presenting to the resource a temporary credential.
Angelo Michael F. ; Olarig Sompong P. ; Wooten David R. ; Driscoll Dan J., System and method for performing secure device communications in a peer-to-peer bus architecture.
Inoue Taro (Sagamihara JPX) Umeno Hidenori (Kanagawa JPX) Tanaka Shunji (Sagamihara JPX) Yamamoto Tadashi (Kanagawa JPX) Ohtsuki Toru (Hadano JPX), System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode.
Glendening Beth A. (Poughkeepsie NY) Hough Roger E. (Highland NY) Udy Karen (Wappingers Falls NY) Zhang Stephanie W. W. (Binghamton NY), System for synchronizing logical clock in logical partition of host processor with external time source by combining clo.
Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
Nardone Joseph M. ; Mangold Richard T. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant player for scrambled contents.
Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA) Robinson Paul T. (Arlington MA) Witek Richard T. (Littleton MA), Translation buffer for virtual machines with address space match.
Scott W. Devine ; Edouard Bugnion ; Mendel Rosenblum, Virtualization system including a virtual machine monitor for a computer with a segmented architecture.
Huang, Lan; Scales, Daniel J., Method and system for synchronizing fault-tolerant virtual machines and adjusting CPU resource limit based on execution latency.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.