Techniques for using dual memory structures for processing failure detection protocol packets
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G01R-031/08
H04L-012/28
H04L-012/54
G06F-017/30
G06F-012/02
출원번호
US-0953751
(2007-12-10)
등록번호
US-8155011
(2012-04-10)
발명자
/ 주소
Wong, Yuen
Moobed, Pedman
출원인 / 주소
Foundry Networks, LLC
대리인 / 주소
Kilpatrick Townsend & Stockton LLP
인용정보
피인용 횟수 :
17인용 특허 :
301
초록▼
Techniques are provided for assisting in the processing of failure detection protocol (FDP) packets. Techniques are provided that assist a CPU of a network device in processing incoming FDP packets. In one embodiment, only a subset of FDP packets received by the network device is forwarded to the CP
Techniques are provided for assisting in the processing of failure detection protocol (FDP) packets. Techniques are provided that assist a CPU of a network device in processing incoming FDP packets. In one embodiment, only a subset of FDP packets received by the network device is forwarded to the CPU for processing, the other FDP packets are dropped and not forwarded to the CPU. The processing is performed using dual memory structures that enable receipt of FDP packets by the network device to be decoupled from the processing of FDP packets by the CPU of the network device.
대표청구항▼
1. A method performed by a network device, the method comprising: storing a first memory data structure, the first memory data structure storing information related to failure detection protocol packets received by the network device, wherein the information in the first memory data structure is pro
1. A method performed by a network device, the method comprising: storing a first memory data structure, the first memory data structure storing information related to failure detection protocol packets received by the network device, wherein the information in the first memory data structure is processed by a module of the network device, the first memory data structure comprising a plurality of entries corresponding to failure detection protocol packets received by the network device and to be processed by the module, the first memory data structure enabling the failure detection protocol packets received by the network device to be processed by the module independent from processing performed by a processor of the network device, the processor configured to execute software for processing failure detection protocol packets;storing a second memory data structure, the second memory data structure storing information related to one or more failure detection protocol packets received by the network device and that are to be processed by the processor, wherein information in the second memory data structure is processed by the processor, the second memory data structure comprising a plurality of entries corresponding to failure detection protocol packets to be processed by the processor;storing a first failure detection protocol packet received by the network device in a buffer memory;storing an entry in the first memory data structure for the first failure detection protocol packet, the entry storing a pointer to a location of the first failure detection protocol packet in the buffer memory;determining by the network device, using the entry in the first memory data structure, whether the first failure detection protocol packet needs to be forwarded to the processor; andforwarding the first failure detection protocol packet to the processor upon determining that the first failure detection protocol packet needs to be forwarded to the processor, the forwarding comprising storing, upon determining that the failure detection packet needs to be forwarded to the processor, a pointer in an entry in the second memory data structure that points to the location of the first failure detection protocol packet in the buffer memory. 2. The method of claim 1 wherein information stored in the entry in the second memory data structure enables the processor to access the first failure detection protocol packet using the entry in the second memory data structure. 3. The method of claim 1 wherein the first failure detection protocol packet is a Bidirectional Forwarding (BFD) protocol packet. 4. The method of claim 1 wherein the first failure detection protocol packet is an 802.1 ag packet. 5. The method of claim 1 wherein the first memory data structure and the second memory data structure are linked lists. 6. A system comprising: a processor configured to execute software for processing failure detection protocol packets;a module; anda memory;wherein the memory is configured to: store a first memory data structure, the first memory data structure storing information related to failure detection protocol packets received by the system, wherein the information in the first memory data structure is processed by the module, the first memory data structure comprising a plurality of entries corresponding to failure detection protocol packets received by the network device and to be processed by the module, the first memory data structure enabling the failure detection protocol packets received by the network device to be processed by the module independent from processing performed by the processor;store a second memory data structure, the second memory data structure storing information related to one or more failure detection protocol packets received by the network device and that are to be processed by the processor, wherein information in the second memory data structure is processed by the processor, the second memory data structure comprising a plurality of entries corresponding to failure detection protocol packets to be processed by the processor;store a first failure detection protocol packet received by the system; andwherein the first memory data structure comprises an entry storing a pointer to a location of the first failure detection protocol packet in the memory;wherein the module is configured to: determine, using the entry in the first memory data structure, whether the first failure detection protocol packet needs to be forwarded to the processor; andcause the first failure detection protocol packet to be forwarded to the processor upon determining that the first failure detection protocol packet needs to be forwarded to the processor by causing a pointer in an entry in the second memory data structure to point to the location of the first failure detection protocol packet in the memory upon determining that the failure detection packet needs to be forwarded to the processor. 7. The system of claim 6 wherein information stored in the entry in the second memory data structure for the first failure detection protocol packet enables the processor to access the first failure detection protocol packet. 8. The system of claim 6 wherein the first failure detection protocol packet is a Bidirectional Forwarding (BFD) protocol packet. 9. The system of claim 6 wherein the first failure detection protocol packet is an 802.1 ag packet. 10. The system of claim 6 wherein the first memory data structure and the second memory data structure are linked lists. 11. The system of claim 6 wherein the module is a field-programmable logic device. 12. A method performed by a network device comprising: providing a first memory data structure for storing information that is processed by a module of the network device, the first memory data structure comprising a plurality of entries corresponding to failure detection protocol packets received by the network device and to be processed by the module;providing a second memory data structure for storing information that is processed by a processor of the network device, the second memory data structure comprising a plurality of entries corresponding to failure detection protocol packets to be processed by the processor;storing a failure detection protocol packet received by the network device in a buffer memory;accessing, by the module, the failure detection protocol packet from the memory using information stored in an entry in the first memory data structure;determining, by the module, whether the failure detection protocol packet needs to be forwarded to the processor; andupon determining that the failure detection protocol packet needs to be forwarded to the processor, storing, in an entry in the second memory data structure, information that enables the processor to access the failure detection protocol packet from the buffer memory. 13. A system comprising: a processor configured to execute software for processing failure detection protocol packets;a module; anda memory;wherein the memory is configured to: store a first memory data structure for storing information that is processed by the module, the first memory data structure comprising a plurality of entries corresponding to failure detection protocol packets received by the network device and to be processed by the module;store a second memory data structure for storing information that is processed by the processor, the second memory data structure comprising a plurality of entries corresponding to failure detection protocol packets to be processed by the processor; andstore a failure detection protocol packet received by the system;wherein the module is configured to: access the failure detection protocol packet from the memory using information stored in an entry in the first memory data structure; anddetermine whether the failure detection protocol packet needs to be forwarded to the processor; andupon determining that the failure detection protocol packet needs to be forwarded to the processor, store, in an entry in the second memory data structure, information that enables the processor to access the failure detection protocol packet from the memory. 14. A method comprising: providing, by a network device, a first memory data structure for storing information processed by a module of a network device, the first memory data structure comprising a plurality of entries corresponding to failure detection protocol packets received by the network device and to be processed by the module;providing, by the network device, a second memory data structure for storing information processed by a processor of the network device, the processor configured to execute software for processing one or more failure detection protocol packets received by the network device, the second memory data structure comprising a plurality of entries corresponding to failure detection protocol packets to be processed by the processor;storing an entry in the first memory data structure for a first failure detection protocol packet received by the network device;determining by the network device, using the entry in the first memory data structure, whether the first failure detection protocol packet needs to be forwarded to the processor; anddropping, by the network device, the first failure detection protocol packet prior to the first failure detection protocol packet being processed by the processor upon determining that the first failure detection protocol packet does not need to be forwarded to the processor. 15. The method of claim 14 further comprising: storing an entry in the first memory data structure for a second failure detection protocol packet received by the network device;determining by the network device, using the entry in the first memory data structure for the second failure detection protocol packet, whether the second failure detection protocol packet needs to be forwarded to the processor; andupon determining that the second failure detection protocol packet needs to be forwarded to the processor, storing, in an entry in the second memory data structure, information that enables the processor to access the second failure detection protocol packet. 16. A system comprising: a processor configured to execute software for processing failure detection protocol packets;a module; anda memory;wherein the memory is configured to: store a first memory data structure for storing information processed by the module, the first memory data structure comprising an entry for a first failure detection protocol packet received by the system, the first memory data structure comprising a plurality of entries corresponding to failure detection protocol packets received by the network device and to be processed by the module; andstore a second memory data structure for storing information processed by the processor, the second memory data structure comprising a plurality of entries corresponding to failure detection protocol packets to be processed by the processor;wherein the module is configured to: determine, using the entry in the first memory data structure, that the first failure detection protocol packet does not need to be forwarded to the processor; andcause the first failure detection protocol packet to be dropped prior to the first failure detection protocol packet being processed by the processor upon determining that the first failure detection protocol packet does not need to be forwarded to the processor. 17. The system of claim 16 wherein: the first memory data structure comprises an entry for a second failure detection protocol packet received by the network device;the module is configured to: determine, using the entry in the first memory data structure for the second failure detection protocol packet, whether the second failure detection protocol packet needs to be forwarded to the processor; andupon determining that the second failure detection protocol packet needs to be forwarded to the processor, cause an entry to be stored in the second memory data structure, the entry in the second memory data structure storing information that enables the processor to access the second failure detection protocol packet.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (301)
Holden Brian D., ATM architecture and switching element.
Dittia, Zubin D.; Eatherton, William N.; Fingerhut, John Andrew; Galles, Michael B.; Turner, Jonathan S., Accumulating and distributing flow control information via update messages and piggybacked flow control information in other messages in a packet switching system.
James,David V.; Rajamanickam,Jagadeesan, Apparatus and method for associating information values with portions of a content addressable memory (CAM) device.
Kalkunte Mohan ; Kadambi Jayant ; Merchant Shashank, Apparatus and method in a network switch for dynamically allocating bandwidth in ethernet workgroup switches.
Olnowich Howard Thomas ; Dotson Michael Wayland ; Feeney James William ; Fisher Michael Hans ; Jabusch John David ; Lusch Robert Francis ; Maniguet Michael Anthony, Apparatus for coupling a bus-based architecture to a switch network.
Pauwels Bart J. G. (Borgerhout BEX) Henrion Michel A. R. (Brussels BEX), Asynchronous switching node and routing logic means for a switching element used therein.
Gerard Chauvel FR; Serge Lasserre FR; Mario Giani FR; Tiemen Spits ; Gerard Benbassat FR; Frank L. Laczko, Sr. ; Y. Paul Chiang ; Karen L. Walker ; Mark E. Paley ; Brian O. Chae, Audio and video decoder circuit and system.
Quirke, Jeff; Spagnolo, Gianfranco; Schulz, Jeff; Lepper, Matthew; Bianchini, Jr., Ronald P., Backplane synchronization in a distributed system with clock drift and transport delay.
Sato, Koji, COMMUNICATION APPARATUS, SYNCHRONOUS COMMUNICATION SYSTEM, COMMUNICATION INTERFERENCE SUPPRESS METHOD AND COMPUTER-READABLE RECORDING MEDIUM RECORDED WITH COMMUNICATION INTERFERENCE SUPPRESS PROGRAM .
Chikazawa Tsutomu,JPX ; Wakabayashi Jun,JPX ; Iwasaki Masaaki,JPX ; Nakazumi Seiji,JPX, Communication device for switching connection from a working channel line to a protection channel line and vice versa.
Farrell Robert J. (Hampton Wakefield MA) Coit Kenneth T. (Hampton Milford NH) Vernon John H. (Hampton Milford MA) Yu Kin C. (Hampton Burlington MA) Huettner Robert E. (Hampton Acton MA) Grandmaison J, Communication line service interrupt technique for a communications processing system.
Keenan, Ronald M.; Barraza, Thomas F.; Caceres, Edward R.; Deptula, Joseph A.; Evans, Patrick A.; Setaro, Joseph, Communication switching module for the transmission and control of audio, video, and computer data over a single network fabric.
Ogawa Tetsuo,JPX ; Satoh Hiroshi,JPX, Data receiving device which enables simultaneous execution of processes of a plurality of protocol hierarchies and gener.
Basso, Claude; Calvignac, Jean Louis; Heddes, Marco C.; Logan, Joseph Franklin; Verplanken, Fabrice Jean, Data structures for efficient processing of IP fragmentation and reassembly.
Swanbery Adam R. ; Collin Dit de Montesson Christian,FRX ; Accarion Michel,FRX ; Williamson David E. ; Makris Perry W. ; White Jonathan B. ; Brethome Jean-Claude,FRX, Digital communications switching fabric.
Inoue Sadayuki,JPX ; Shinohara Junko,JPX ; Yamasaki Tatsuo,JPX, Digital video signal playback device with special playback data being in the form of a still image slice data.
Muller Shimon ; Yeung Louise ; Hendel Ariel, Distributed VLAN mechanism for packet field replacement in a multi-layered switched network element using a control field/signal for indicating modification of a packet with a database search engine.
Wiher Christian R. (Redondo Beach CA) Miller Christopher J. (Manhattan Beach CA) Salamone Michael J. (Torrance CA) Mullin Jeffrey L. (Manhattan Beach CA), Expandable high speed serial data switch.
Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Fast-path apparatus for receiving data corresponding to a TCP connection.
Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Noel, Jr., Francis Edward; Rincon, Ann Marie; Strole, Norman Clark, Field programmable network processor and method for customizing a network processor.
Klausmeier Daniel E. (Sunnyvale CA) Corbalis Charles M. (Saratoga CA) Hooshmand Kambiz (Santa Clara CA), Frame based traffic policing for a digital switch.
Hilton Hong ; Juan Grau ; Arthur Coleman ; Rick R. Giles, Frequency hopping medium access control protocol for a communication system having distributed synchronization.
Bailis Robert Thomas ; Bonds ; Jr. Thomas Lee ; Draughn Roy Lee ; Genzlinger Alvin Dean ; Jensen David John ; Lingafelt Charles Steven ; Oakley Brian Scott ; Ward Michael James, Hot plug of adapters using optical switches.
Berenbaum Alan David ; Fraser Alexander Gibson ; McLellan ; Jr. Hubert Rae, In-band device configuration protocol for ATM transmission convergence devices.
Parruck, Bidyut; Nguyen, Joseph A.; Ramakrishnan, Chulanur, Integrated ATM/packet segmentation-and-reassembly engine for handling both packet and ATM input data and for outputting both ATM and packet data.
Jan Bengtsson SE; Hans-Peter Nilsson SE; Kenny Ranerup SE; Ronny Ranerup SE; Per Zander SE, Integrated circuit and method for bringing an integrated circuit to execute instructions.
Caldara Stephen A. ; Hauser Stephen A. ; Manning Thomas A. ; Strouble Raymond L., Linked list structures for multiple levels of control in an ATM switch.
Wicki Thomas M. ; Larson Jeffrey D. ; Mu Albert ; Sastry Raghu, Low latency, high clock frequency plesioasynchronous packet-based crossbar switching chip system and method.
Sambamurthy Namakkal S. ; Tripathi Devendra K. ; Deb Alak K. ; Truong Linh Tien ; Kumar Praveen D., Media access control receiver and network management system.
Pradeep S. Sindhu ; Dennis C. Ferguson ; Bjorn O. Liencres ; Nalini Agarwal ; Hann-Hwan Ju ; Raymond Marcelino Manese Lim ; Rasoul Mirzazadeh Oskouy ; Sreeram Veeragandham, Memory organization in a switching device.
Bryant Stewart F. (Redhill GB2) Seaman Michael J. (San Jose CA), Message processing system having separate message receiving and transmitting processors with message processing being di.
Kirk Treadaway ; Tat Huen ; Tho Le Ngoc CA, Method and apparatus for a data transmission rate of multiples of 100 MBPS in a terminal for a wireless metropolitan area network.
McDysan David E. (207 Bridge Canyon Ct. Richardson TX 75080) Farinholt Edvin V. (R.R. 4 ; Box 152A McKinney TX 75070), Method and apparatus for call control signaling.
Ferguson H. Earl ; Prince Jeffrey ; Noll Mike K. ; Ryals Randy ; Pitcher Derek H., Method and apparatus for controlling data flow within a switching device.
Lozowick Philip P. (Jerusalem ILX) Ben-Michael Siman-Tov (Girat Zeer ILX), Method and apparatus for cut-through data packet transfer in a bridge device.
Mathur Deepak ; Chen David X. ; Danenberg L. David, Method and apparatus for generating a proxy connection endpoint for operation administration and management (OAM) asynch.
Odenwalder, Joseph P.; Wei, Yongbin; Tiedemann, Jr., Edward G.; Lundby, Stein A.; Puig-Oses, David; Sarkar, Sandip, Method and apparatus for generating control information for packet data.
Randy Ryals ; Jeffrey Prince ; H. Earl Ferguson ; Mike K. Noll ; Derek H. Pitcher, Method and apparatus for managing the flow of data within a switching device.
Burke Christopher J. (Maple Valley WA) Chaffee Janice M. (Auburn WA) Nir Erez (Bellevue WA) Kee Thomas E. (Lynnwood WA), Method and apparatus for selecting between a plurality of communication paths.
Willmann Gert (Stuttgart DEX) Wippenbeck Matthias (Stuttgart DEX) Schrodi Karl (Heimsheim DEX), Method and facility for temporarily storing data packets, and exchange with such a facility.
Sim,Siew Young; Chan,Desmond Cho Hung; Huang,Tsan Fung; Chai,Wencheng; Isaacson,Trygve; Flood, Jr.,James C.; Mills,George Harlow; Orzen,Matthew, Method and system for managing distributed content and related metadata.
Weppler Robert C. ; Murphy Timothy J. ; Hutz Margarita M. ; Cribbs Alan C. ; Harris Kendal R., Method for and apparatus for operating a local communications module in arbitrating for mastership of a data transfer ac.
Hluchyj Michael G. (Wellesley MA) Bhargave Amit (Somerville MA) Yin Nanying (Cambridge MA), Method for prioritizing, selectively discarding, and multiplexing differing traffic type fast packets.
Vercellotti Leonard C. (Oakmont PA) Anderson Arthur A. (Irwin PA), Method of mapping refrigerated containers in a power line carrier based monitoring system.
Pandya, Mihir A.; Whisenhunt, Gary L., Microprocessor having a content addressable memory (CAM) device as a functional unit therein and method of operation.
Brown David A.,CAX ; Nichols Stacy W.,CAX ; Beshai Maged E.,CAX, Multi-core ATM switch with cells in the core from an inlet for an outlet being aligned.
Combs Edward A. (Lynchburg VA) Maddox Dennis M. (Rustburg VA) Imron Wim A. (Forest VA), Multisite trunked RF communication system with reliable control messaging network.
Haddock Stephen R. ; Schneider Herb ; Berg Curt ; Cimino Daniel J. ; Khattar Siddharth ; Knudstrup Matthew T. ; Lytwyn Mark Thomas ; Tyler Aaron C. ; Yip Michael, Network interconnect device and protocol for communicating data among packet forwarding devices.
Blightman,Stephen E. J.; Starr,Daryl D.; Philbrick,Clive M., Network interface device for error detection using partial CRCS of variable length message portions.
Calvignac,Jean Louis; Davis,Gordon Taylor; Heddes,Marco; Siegel,Michael Steven, Network processor with single interface supporting tree search engine and CAM.
Kadambi Shiri ; Ambe Shekhar, Network switching architecture utilizing cell based and packet based per class-of-service head-of-line blocking prevention.
Yang Henry (Andover MA) Ramakrishnan K. K. (Maynard MA) Lauck Anthony (Wellesley MA), No-owner frame and multiple token removal mechanism for token ring networks.
Spinney Barry A. (Wayland MA) Simcoe Robert J. (Westboro MA) Thomas Robert E. (Hudson MA) Varghese George (Bradford MA), Packet format in hub for packet data communications system.
Nishi, Tetsuya; Kuroyanagi, Satoshi, Photonic node, photonic nodes for transmission and reception, and method of restoring traffic upon occurrence of link failure in optical path network.
Maher, III, Robert Daniel; Rana, Aswinkumar Vishanji; Lie, Milton Andre; Strother, Jr., Travis Ernest; Hervin, Mark Warden; Deerman, James Robert; Carman, John Raymond; Maxwell, Larry Gene, Policy gateway.
Juzswik David L. (Dearborn Heights MI) Webb Nathaniel (Detroit MI) Floyd William M. (Livonia MI), Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system ina.
Grandmaison John P. (Hampton NH) Huettner Robert E. (Acton MA) Vernon John H. (Milford MA) Yu Kin C. (Burlington MA), Process and apparatus employing microprogrammed control commands for transferring information between a control processo.
Diehl Eric (Neudorf FRX) Hamon Joel (Lipsheim FRX) Leduc Michel (Boersch FRX), Process for authentication of smart cards, and device for use of the process.
Opher Ayal (Mountain View CA) Garg Gaurav (Mountain View CA) Kruzinski Philip (Redwood City CA) Sikdar Som (San Jose CA), Routing device utilizing an ATM switch as a multi-channel backplane in a communication network.
Yee David Moon ; Bickley Robert Henry ; Zucarelli Philip John ; Keller Theodore W. ; Osman Jeff S. ; Derr Randall K., Satellite based high bandwidth data broadcast.
Leduc Michel (Boersch FRX) Hamon Jol (Lipsheim FRX) Guillon Jean-Claude (Gerstheim FRX) Renard Francis (Ostwald FRX) Diehl Eric (Neudorf FRX), Scrambling and unscrambling method for composite video signals and implementing device.
Kunimoto Masao (Yokohama JPX) Kashio Jiro (Kawasaki JPX) Mori Makoto (Yokohama JPX) Gohara Shinobu (Yokohama JPX), Signalling apparatus for use in an ATM switching system.
Bass Brian M. ; Henderson Douglas Ray ; Ku Edward Hau-chun ; Lemke Scott J. ; Rash Joseph M. ; Reiss Loren Blair ; Ryle Thomas Eric, Simultaneous cut through and store-and-forward frame support in a network device.
Chau Wing Cheong ; Leu Darren ; Liu Tze-jian ; Nilakantan Chandy ; Pao Jeffrey Kaiping ; Sun Tsyr-Shya Joe ; Tai Wayming Daniel ; Wang Xiaohu, Supporting authentication across multiple network access servers.
Struhsaker, Paul F.; Denton, James S.; McGee, Gregory L., System and method for providing an improved common control bus for use in on-line insertion of line replaceable units in wireless and wireline access systems.
Shue Chikong ; West Jonathan B. ; Martel James A., System and method for providing unitary virtual circuit in digital network having communication links of diverse service types.
Byrne, Michael; O'Byrne, Nicola; Price, Colin; Hummerston, Derek, System and method to place a device in power down modes/states and restore back to first mode/state within user-controlled time window.
Best,Robert E.; Chandrasekaran,Ramaswamy; Rudin, III,John R.; Hu,Rose Q.; Watson,Jeff L.; Tamil,Lakshman S.; Fabbri,Alessandro, System for switching data using dynamic scheduling.
Chang, You-Sung; Chun, Jung-Bum, System, method and article of manufacture for storing an incoming datagram in switch matrix in a switch fabric chipset system.
Henrion Michel (Zaventem FRX), Temporary information storage system comprising a buffer memory storing data structured in fixed or variable length data.
LaMaire Richard O. (Yorktown Heights NY) Serpanos Dimitrios N. (Ossining NY), Two-dimensional round-robin scheduling mechanism for switches with multiple input queues.
Youden John J. ; Kovalick Albert W. ; Siccardo Paolo L. ; Adams Christopher R. ; Jensen James E. ; Coggins David John ; Thapar Manu ; Santos Kari, Video on demand system with multiple data sources configured to provide VCR-like services.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.