$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Reporting flash memory operating voltages

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-001/26
  • G06F-001/32
출원번호 US-0716153 (2010-03-02)
등록번호 US-8171318 (2012-05-01)
발명자 / 주소
  • Cornwell, Michael J.
  • Dudte, Christopher P.
  • Fisher, Jr., Joseph R.
출원인 / 주소
  • Apple Inc.
대리인 / 주소
    Fish & Richardson P.C.
인용정보 피인용 횟수 : 9  인용 특허 : 74

초록

Apparatus and associated systems, methods and computer program products relate to using information stored in a flash memory to adjust the operating voltage supplied to the flash memory. The voltage information indicates a minimum operating voltage at which to operate the flash memory device. In gen

대표청구항

1. A flash memory device, comprising: a first plurality of memory cells for storing data;a second plurality of memory cells for storing data;a voltage input adapted for connection to an output of a voltage-regulated power supply;a first register containing information indicating a first minimum oper

이 특허에 인용된 특허 (74)

  1. Jacobs,Daniel G.; Castleberry,James E., ATA device control via a packet-based interface.
  2. Krenzke,Rainer; Ji,Cang, Accurate power supply system for flash-memory including on-chip supply voltage regulator, reference voltage generation, power-on reset, and supply voltage monitor.
  3. Sinderson Richard L. (Pearland TX) Salazar George A. (Friendswood TX) Haddick ; Jr. Clyde M. (Friendship TX) Spahn Caroll J. (Houston TX) Venkatesh Chikkabelarangala N. (Friendswood TX), Adaptive data acquisition multiplexing system and method.
  4. Kim,Min Kyu, Apparatus and method for improving write/read endurance of non-volatile memory.
  5. Fandrich Mickey L. (Placerville CA) Kynett Virgil N. (El Dorado Hills CA) Robinson Kurt (Newcastle CA), Apparatus for determining the conditions of programming circuitry used with flash EEPROM memory.
  6. Cases,Moises; de Araujo,Daniel N.; Pham,Nam Huu; Roumbakis,Menas, Apparatus, system, and method for modifying memory voltage and performance based on a measure of memory device stress.
  7. Wallace, Robert F.; Norman, Robert D.; Harari, Eliyahou, Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems.
  8. Parker, Allan, Data recycling in memory.
  9. Paley,Sasha; Bovshover,Arik; Bychkov,Eyal; Ziv,Aran, Data storage device with full access by all users.
  10. Ukani Anish A. ; Enarson Karl L., Detecting head readback response degradation in a disc drive.
  11. Ly,John Dung Quang, Diagnostic/remote monitoring by email.
  12. Chiu,Sau Kwo; Yeh,Jen Chieh; Cheng,Kuo Liang; Huang,Chih Tsun; Wu,Cheng Wen, Diagonal testing method for flash memories.
  13. Fukuoka Hiroki,JPX ; Manabe Katsuhiko,JPX, Electronic still camera.
  14. Bassett, Stephen J.; Woods, Daniel; James, Michael, Error correction codes applied variably by disk zone, track, sector, or content.
  15. Onuki Masato (Tokyo JPX), File system for flash memory.
  16. Vo Hai H. (Gilroy CA), Flash EEPROM Memory system for low voltage operation and method.
  17. Harari Eliyahou ; Norman Robert D. ; Mehrotra Sanjay, Flash EEPROM system.
  18. Harari Eliyahou (Los Gatos CA) Norman Robert D. (San Jose CA) Mehrotra Sanjay (Milpitas CA), Flash EEprom system.
  19. Harari Eliyahou ; Norman Robert D. ; Mehrotra Sanjay, Flash EEprom system.
  20. Harari, Eliyahou; Norman, Robert D.; Mehrotra, Sanjay, Flash EEprom system.
  21. Harari, Eliyahou; Norman, Robert D.; Mehrotra, Sanjay, Flash EEprom system.
  22. Sundaram, Rajesh; Javanifard, Jahanshir J., Flash device operating from a power-supply-in-package (PSIP) or from a power supply on chip.
  23. Harari Eliyahou (Los Gatos CA) Norman Robert D. (San Jose CA) Mehrotra Sanjay (Milpitas CA), Flash eeprom system with defect handling.
  24. Kevin M. Conley ; John S. Mangan ; Jeffrey G. Craig, Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks.
  25. Peter Wung Lee ; Hsing-Ya Tsao TW; Fu-Chang Hsu TW; Wen-Tan Fan TW, Flash memory array having maximum and minimum threshold voltage detection for eliminating over-erasure problem and enhancing write operation.
  26. Dover, Lance, Flash memory command abstraction.
  27. Chang, Chao-I; Zhang, Ji Yun, Flash memory controller with updateable microcode.
  28. Chow, James; Gender, Thomas K., Flash memory management system and method utilizing multiple block list windows.
  29. Takeshi Ogawa JP, Information processing apparatus and method in which an executable file in an incorporated memory is loaded and executed at startup.
  30. Lee Sung-soo,KRX ; Lim Young-ho,KRX, Integrated circuit memory devices that map nondefective memory cell blocks into continuous addresses.
  31. Kumahara,Chiaki; Shikata,Atsushi; Nakamura,Yasuhiro; Kasai,Hideo; Odate,Hidefumi, Memory card and data processing system.
  32. Kumahara,Chiaki; Shikata,Atsushi; Nakamura,Yasuhiro; Kasai,Hideo; Odate,Hidefumi, Memory card and data processing system.
  33. Adachi Kaoru (Asaka JPX), Memory card control device.
  34. Odate,Hidefumi; Shikata,Atsushi; Kumahara,Chiaki, Memory card device having low consumed power in the consumed power state.
  35. Janzen,Jeffery W.; Schaefer,Scott; Farrell,Todd D., Memory modules having accurate operating parameters stored thereon and methods for fabricating and implementing such devices.
  36. Schnepper,Randy L., Memory subsystem voltage control and method.
  37. Hollmer Shane C. ; Le Binh Quang ; Chen Pau-Ling, Memory system having a program and erase voltage modifier.
  38. Roohparvar Frankie F., Memory system having non-volatile data storage structure for memory control parameters and method.
  39. Krech, Jr., Alan S; Freeseman, John M; Lai, Ken Hanh Duc, Memory tester omits programming of addresses in detected bad columns.
  40. Moriya, Seiichi, Method and apparatus for controlling writing of flash EEPROM by microcomputer.
  41. Walz,Michael C., Method and apparatus for providing multiple power and performance status for a spinning media.
  42. Dempsey,Morgan J., Method and apparatus to adjust voltage for storage location reliability.
  43. Naveh,Alon; Surgutchik,Roman; Gunther,Stephen H.; Greiner,Robert; Ma,Hung Piao; Dai,Kevin; Wong,Keng, Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device.
  44. Sedlak Holger,DEX ; Viehmann Hans-Heinrich,DEX, Method and device for automatic determination of the required high voltage for programming/erasing an EEPROM.
  45. Fandrich Mickey L. (Placerville CA) Fedel Salim B. (Folsom CA) Price Thomas C. (Fair Oaks CA) Durante Richard J. (Citrus Heights CA) Gould Geoffrey A. (El Dorado Hills CA) Goodell Timothy W. (Elk Gro, Method and device for selectively locking write access to blocks in a memory array using write protect inputs and block.
  46. Wu, Chung-Che; Huang, Chung-Ching; Chung, Chien-Ping, Method and motherboard for automatically determining memory type.
  47. Mimberg, Ludger; Wagner, Barry; Lao, Mau, Method and system for dynamic power supply voltage adjustment for a semiconductor integrated circuit device.
  48. Teicher,Mordechai; Segalov,Tal, Method and system for maintaining backup of portable storage devices.
  49. Garvin P. Keith ; Stanard H. Duane, Method and system for managing bad areas in flash memory.
  50. Zeevi,Josef; Torrini,Antonio, Method and system of operating mode detection.
  51. Bychkov,Eyal; Meir,Avraham; Ziegler,Alon; Pomerantz,Itzhak, Method for estimating and reporting the life expectancy of flash-disk memory.
  52. Zilberman, Eugene; Yaroshetsky, Alex, Method for improving performance of a flash-based storage system using specialized flash controllers.
  53. Wells Steven E. (Citrus Heights CA) Magnusson Eric J. (Orangevale CA) Hasbun Robert N. (Shingle Springs CA), Method of managing defects in flash disk memories.
  54. Wells Steven E. (Citrus Heights CA) Magnusson Eric J. (Orangevale CA) Hasbun Robert N. (Shingle Springs CA), Method of managing defects in flash disk memories.
  55. Wells Steven E. ; Magnusson Eric J. ; Hasbun Robert N., Method of managing defects in flash disk memories.
  56. Itoh Sakae,JPX ; Kanzaki Teruaki,JPX ; Akatsuki Tadayuki,JPX ; Sakai Tatsuya,JPX ; Numata Tsutomu,JPX ; Nakamura Yasuhiro,JPX, Microcomputer.
  57. Kudo, Makoto, Microcomputer, electronic equipment and debugging system.
  58. Schnepper,Randy L., Operational voltage control circuit and method.
  59. Bettman Roger, Optimized programming/erase parameters for programmable devices.
  60. Conley, Kevin M., Partial block data programming and reading operations in a non-volatile memory.
  61. Conley,Kevin M.; Cedar,Yoram, Pipelined parallel programming operation in a non-volatile memory system.
  62. Ha,Chang Wan, Program method with optimized voltage level for flash memory.
  63. Ellsworth Earle ; Evans Laura Hepner ; Ghoman Sangram Singh ; Garcia Enrique Quique ; Jarvis Thomas Charles ; Kalos Matthew Joseph ; O'Neill Ralph ; Phan Lisa ; Schreiber David Brent, Programmable hardware mailbox message technique and system.
  64. Cernea Raul-Adrian (Cupertino CA) Lee Douglas J. (San Jose CA) Mofidi Mehrdad (Fremont CA) Mehrotra Sanjay (Milpitas CA), Programmable power generation circuit for flash EEPROM memory systems.
  65. Pawletko Joseph G. ; Le Binh Quang ; Chen Pau-Ling ; Hong James M., Register driven means to control programming voltages.
  66. Harari,Eliyahou; Guterman,Daniel C.; Wallace,Robert F., Removable mother/daughter peripheral card.
  67. Khatami,Joseph; Nguyen,Van; Wong,Wanmo, Runtime flash device detection and configuration for flash data management software.
  68. Maeda, Takuji; Hirota, Teruto, Semiconductor memory card access apparatus, a computer-readable recording medium, an initialization method, and a semiconductor memory card.
  69. Lee, Sung-Soo, Semiconductor memory device with a flexible redundancy scheme.
  70. Wenzl,Lauren B., Structure and method for controlling electronic devices.
  71. Hamilton, Tony; Goodman, Marty; Sakuma, Roger, Supplying voltage to a memory module.
  72. Janzen,Jeffery W.; Schaefer,Scott; Farrell,Todd D., Techniques for storing accurate operating current values.
  73. Guterman,Daniel C.; Gross,Stephen J.; Khalid,Shahzad; Gongwer,Geoffrey S., Tracking cells for a memory system.
  74. Lofgren Karl M. J. ; Norman Robert D. ; Thelin Gregory B. ; Gupta Anil, Wear leveling techniques for flash EEPROM systems.

이 특허를 인용한 특허 (9)

  1. Sarker, Ataul, Dynamic battery capacity allocation for data retention among mobile computers and electronic devices.
  2. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device interaction methods and systems.
  3. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device interaction methods and systems.
  4. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device interaction methods and systems.
  5. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device interaction methods and systems.
  6. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device interaction methods and systems.
  7. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device utilization methods and systems.
  8. Levien, Royce A.; Lord, Richard T.; Lord, Robert W.; Malamud, Mark A.; Rinaldo, Jr., John D.; Wood, Jr., Lowell L., Unmanned device utilization methods and systems.
  9. Fai, Anthony; Seroff, Nicholas; Wakrat, Nir Jacob, Using temperature sensors with a memory device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트