$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Defect reduction using aspect ratio trapping 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/31
출원번호 US-0852078 (2007-09-07)
등록번호 US-8173551 (2012-05-08)
발명자 / 주소
  • Bai, Jie
  • Park, Ji-Soo
  • Lochtefeld, Anthony J.
출원인 / 주소
  • Taiwan Semiconductor Manufacturing Co., Ltd.
대리인 / 주소
    Slater & Matsil, L.L.P.
인용정보 피인용 횟수 : 46  인용 특허 : 135

초록

Lattice-mismatched epitaxial films formed proximate non-crystalline sidewalls. Embodiments of the invention include formation of facets that direct dislocations in the films to the sidewalls.

대표청구항

1. A method for forming a structure, the method comprising the steps of: providing a crystalline semiconductor substrate comprising a first semiconductor material and having a top surface;defining an opening having a non-crystalline sidewall proximate the top surface of the crystalline semiconductor

이 특허에 인용된 특허 (135)

  1. Mirabedini,Mohammad R.; Sukharev,Valeriy, Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide.
  2. Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
  3. Sato Fumihiko,JPX, Bipolar transistor having an emitter region formed of silicon carbide.
  4. Schubert Peter J. (Kokomo IN), Confined lateral selective epitaxial growth.
  5. Fitzgerald,Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  6. Biwa,Goshi; Okuyama,Hiroyuki; Doi,Masato; Oohata,Toyoharu, Crystal growth method for nitride semiconductor and formation method for semiconductor device.
  7. Luan, Hsin-Chiao; Kimerling, Lionel C., Cyclic thermal anneal for dislocation reduction.
  8. Borchert Bernd,DEX ; Stegmuller Bernhard,DEX, DFB laser diode structure having complex optical grating coupling.
  9. Takagi, Takeshi; Inoue, Akira, DTMOS device having low threshold voltage.
  10. Shchukin,Vitaly; Ledentsov,Nikolai, Defect-free semiconductor templates for epitaxial growth.
  11. Shchukin, Vitaly; Ledentsov, Nikolai, Defect-free semiconductor templates for epitaxial growth and method of making same.
  12. Craven, Michael D.; Denbaars, Steven P.; Speck, James Stephen, Dislocation reduction in non-polar gallium nitride thin films.
  13. Vangieson Edward A. (Lawrenceville NJ) York Pamela K. (Trenton NJ) Connolly John C. (Monmouth Junction NJ), Distributed feedback-channeled substrate planar semiconductor laser.
  14. Yamaguchi Atsushi,JPX ; Kimura Akitaka,JPX ; Sasaoka Chiaki,JPX, Fabrication of nitride semiconductor light-emitting device.
  15. Kinoshita,Atsuhiro; Koga,Junji, Field effect transistor and manufacturing method thereof.
  16. Seliskar,John J., Fully-depleted castellated gate MOSFET device and method of manufacture thereof.
  17. Usui Akira,JPX ; Sakai Akira,JPX ; Sunakawa Haruo,JPX ; Mizuta Masashi,JPX ; Matsumoto Yoshishige,JPX, GaN crystal film, a group III element nitride semiconductor wafer and a manufacturing process therefor.
  18. Wang, Tao, GaN structures having low dislocation density and methods of manufacture.
  19. D'Evelyn,Mark Philip; Park,Dong Sil; LeBoeuf,Steven Francis; Rowland,Larry Burton; Narang,Kristi Jean; Hong,Huicong; Arthur,Stephen Daley; Sandvik,Peter Micah, Gallium nitride crystals and wafers and method of making.
  20. Weichold Mark H. (College Station TX) Kinard William B. (Bryan TX) Kirk Wiley P. (College Station TX), Gate adjusted resonant tunnel diode device and method of manufacture.
  21. Wada, Kazumi; Kimerling, Lionel C.; Ishikawa, Yasuhiko; Cannon, Douglas D.; Liu, Jifeng, Ge photodetectors.
  22. Gunn, III,Lawrence C.; Capellini,Giovanni; Masini,Gianlorenzo, Germanium integrated CMOS wafer and method for manufacturing the same.
  23. Naoki Shibata JP; Jun Ito JP; Toshiaki Chiyo JP; Shizuyo Asami JP; Hiroshi Watanabe JP; Shinya Asami JP, Group III nitride compound semiconductor device and method for producing.
  24. Shibata, Naoki; Chiyo, Toshiaki; Senda, Masanobu; Ito, Jun; Watanabe, Hiroshi; Asami, Shinya; Asami, Shizuyo, Group III nitride compound semiconductor device and method for producing the same.
  25. Tokunaga Hiroyuki (Kawasaki JPX) Yonehara Takao (Atsugi JPX), Group III-V compound crystal article using selective epitaxial growth.
  26. Kuramoto, Masaru; Sunakawa, Haruo, Group III-V compound semiconductor crystal structure and method of epitaxial growth of the same as well as semiconductor device including the same.
  27. Anderson,Brent A.; Leong,MeiKei; Nowak,Edward J., High mobility plane CMOS SOI.
  28. Nowak,Edward J., High-performance CMOS SOI devices on hybrid crystal-oriented substrates.
  29. Betsch, Regis J.; Liu, Michael S.; Tufte, Obert N., Integrated three-dimensional localized epitaxial growth of Si with localized overgrowth of GaAs.
  30. Shang,Huiling; Ieong,Meikei; Chu,Jack Oon; Guarini,Kathryn W., Integration of strained Ge into advanced CMOS technology.
  31. Korber,Mark S., Isolation regions for semiconductor devices and their formation.
  32. Horng,Ray Hua; Wu,Tung Hsing; Huang,Shao Hua; Chiu,Chi Ying, Light emitting diode and method for producing the same.
  33. Goodwin-Johansson, Scott H., Low power tunneling metal-oxide-semiconductor (MOS) device.
  34. Reichert Walter F. (East Brunswick NJ), Low resistance gallium arsenide field effect transistor.
  35. Morita, Etsuo, METHOD OF MANUFACTURING CRYSTAL OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL SUBSTRATE OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL FILM OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, AND METHOD.
  36. Ueda,Takashi, Manufacturing method for semiconductor substrate and manufacturing method for semiconductor device.
  37. Joshi Abhay M. (Plainsboro NJ), Method and apparatus for monolithic optoelectronic integrated circuit using selective epitaxy.
  38. Yue Jerry (Roseville MN) Liu Michael S. T. (Bloomington MN), Method for fabricating self-aligned semiconductor devices.
  39. Nakamura Tomofumi (Kyoto JPX), Method for forming SOI structure.
  40. Bich-Yen Nguyen ; William J. Taylor, Jr. ; Philip J. Tobin ; David L. O'Meara ; Percy V. Gilbert ; Yeong-Jyh T. Lii ; Victor S. Wang, Method for forming a semiconductor device with an opening in a dielectric layer.
  41. Sasaoka, Chiaki, Method for forming group-III nitride semiconductor layer and group-III nitride semiconductor device.
  42. Nakato Tatsuo, Method for forming silicon-germanium/Si/silicon dioxide heterostructure using germanium implant.
  43. Tong,Qin Yi; Fountain, Jr.,Gaius Gillman; Enquist,Paul M., Method for low temperature bonding and bonded structure.
  44. Haruo Sunakawa JP; Akira Usui JP, Method for manufacturing group III-V compound semiconductors.
  45. Takasu Hidemi (Kyoto JPX), Method for manufacturing semiconductor device having grown layer on insulating layer.
  46. Meister Thomas (Taufkirchen DEX) Stengl Reinhard (Stadtbergen DEX), Method for producing a laterally limited single-crystal region with selective epitaxy and the employment thereof for man.
  47. Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor eiplayers.
  48. Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor epilayers.
  49. Yee-Chia Yeo ; Fu-Liang Yang TW; Chenming Hu TW, Method of forming a transistor with a strained channel.
  50. Shichijo Hisashi (Garland TX) Matyi Richard J. (Richardson TX), Method of forming an epitaxial layer on a heterointerface.
  51. Reichert, Walter F., Method of making a gallium arsenide field effect transistor.
  52. Mosher Dan M. (Plano TX) Blanton Cornelia H. (Plano TX) Trogolo Joe R. (Plano TX) Latham Larry (Garland TX) Cotton David R. (Plano TX), Method of making an integrated circuit that combines multi-epitaxial power transistors with logic/analog devices.
  53. Mori Toshihiko (Kawasaki JPX) Sakuma Yoshiki (Kawasaki JPX), Method of making semiconductor device by selective epitaxial growth.
  54. Kajikawa Yasutomo (Itami JPX), Method of manufacturing a heterojunction bipolar transistor involving etch and refill.
  55. Koh Risho (Tokyo JPX) Ogura Atsushi (Tokyo JPX), Method of producing a semiconductor on insulating substrate, and a method of forming a transistor thereon.
  56. Dietz,Franz; Dudek,Volker; Graf,Michael, Method of producing active semiconductor layers of different thicknesses in an SOI wafer.
  57. Bozler Carl O. (Sudbury MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert W. (Weymouth MA), Method of producing sheets of crystalline material.
  58. Seifert, Werner, Method to produce germanium layers.
  59. Zheleva,Tsvetanka; Thomson,Darren B.; Smith,Scott A.; Linthicum,Kevin J.; Gehrke,Thomas; Davis,Robert F., Methods of fabricating gallium nitride semiconductor layers by lateral growth into trenches.
  60. Lochtefeld,Anthony J.; Langdo,Thomas A.; Hammond,Richard; Currie,Matthew T.; Braithwaite,Glyn; Fitzgerald,Eugene A., Methods of forming strained-semiconductor-on-insulator finFET device structures.
  61. Gunn, III, Lawrence C.; Capellini, Giovanni; Rattier, Maxime Jean; Pinguet, Thierry J., Methods of incorporating germanium within CMOS process.
  62. Cohen,Guy M.; Reznicek,Alexander; Saenger,Katherine L.; Yang,Min, Mixed orientation and mixed material semiconductor-on-insulator wafer.
  63. Choi Hong K. (Concord MA) Tsaur Bor-Yeu (Bedford MA) Turner George W. (Chelmsford MA), Monolithic integration of silicon and gallium arsenide devices.
  64. Zaidi, Saleem H., Nanostructures for hetero-expitaxial growth on silicon substrates.
  65. Kobayashi, Toshimasa; Yanashima, Katsunori; Yamaguchi, Takashi; Nakajima, Hiroshi, Nitride semiconductor device and method of manufacturing the same.
  66. Sugiura Lisa,JPX ; Ishikawa Masayuki,JPX ; Nunoue Shinya,JPX ; Onomura Masaaki,JPX ; Yamamoto Masahiro,JPX, Nitride-based semiconductor element and method for manufacturing the same.
  67. Hata,Masayuki; Kunisato,Tatsuya; Hayashi,Nobuhiko, Nitride-based semiconductor element and method of forming nitride-based semiconductor.
  68. Kunisato, Tatsuya; Nomura, Yasuhiko; Kano, Takashi; Ohbo, Hiroki; Hata, Masayuki, Nitride-based semiconductor element and method of forming nitride-based semiconductor.
  69. Saxler,Adam William; Smith,Richard Peter; Sheppard,Scott T., Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses.
  70. Krivokapic,Zoran, Non-volatile memory device.
  71. Sano, Masahiko; Nonaka, Mitsuhiro; Kamada, Kazumi; Yamamoto, Masashi, Opposed terminal structure having a nitride semiconductor element.
  72. Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
  73. Kenney Danny J., Process for growing epitaxial silicon in the windows of an oxide-patterned wafer.
  74. Green,Mino, Process for making island arrays.
  75. Nishida Shoji (Fujisawa JPX) Yamagata Kenji (Kawasaki JPX), Process for producing a thin silicon solar cell.
  76. Mizutani Hidemasa (Sagamihara JPX), Process for producing crystal article.
  77. Mizutani Hidemasa (Sagamihara JPX), Process for producing crystal article.
  78. Nishijima,Kazuki; Senda,Masanobu; Chiyo,Toshiaki; Ito,Jun; Shibata,Naoki; Hayashi,Toshimasa, Process for producing group III nitride compound semiconductor.
  79. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Process for producing semiconductor article.
  80. Jeffrey A. Babcock DE; Scott G. Balster DE; Gregory E. Howard ; Angelo Pinto DE; Philipp Steinmann DE, Programmable neuron MOSFET on SOI.
  81. Inai Motohiko (Tsukuba JPX), Quantum effect device.
  82. Tanamoto Tetsufumi,JPX ; Katoh Riichi,JPX ; Zhang Li,JPX ; Sakai Tadashi,JPX ; Takahashi Shigeki,JPX ; Suzuki Taketoshi,JPX, Quantum effect device.
  83. Cavanaugh Marion E. (792 Paul Ave. Palo Alto CA 94306), Quantum field effect device with source extension region formed under a gate and between the source and drain regions.
  84. Watanabe Hiroshi,JPX ; Yasuda Naoki,JPX ; Toriumi Akira,JPX ; Tanaka Tomoharu,JPX ; Tanzawa Toru,JPX, Quantum tunneling effect device and semiconductor composite substrate.
  85. Watanabe Hiroshi,JPX ; Yasuda Naoki,JPX ; Toriumi Akira,JPX ; Tanaka Tomoharu,JPX ; Tanzawa Toru,JPX, Quantum tunneling effect device and semiconductor composite substrate.
  86. Fisher, Ken Scott; Baxter, Kevin Cotton, Quantum tunneling transistor.
  87. Fan John C. C. (Chestnut Hill MA) Tsaur Bor-Yeu (Arlington MA) Gale Ronald P. (Bedford MA) Davis Frances M. (Framingham MA), Reducing dislocations in semiconductors utilizing repeated thermal cycling during multistage epitaxial growth.
  88. Simmons Jerry A. ; Sherwin Marc E. ; Drummond Timothy J. ; Weckwerth Mark V., Resonant tunneling device with two-dimensional quantum well emitter and base layers.
  89. Salerno Jack P. (Waban MA) Lee Jhang W. (Mansfield MA) McCullough Richard E. (Wrentham MA), Selective OMCVD growth of compound semiconductor materials on silicon substrates.
  90. Berger,Paul R., Self-aligned and self-limited quantum dot nanoswitches and methods for making same.
  91. Takagi, Takeshi; Inoue, Akira, Semiconductor device.
  92. Arisumi Osamu,JPX ; Nishiyama Akira,JPX ; Yoshimi Makoto,JPX, Semiconductor device and manufacturing method thereof.
  93. Sugiyama Naoharu,JPX ; Kurobe Atsushi,JPX, Semiconductor device and memory device.
  94. Sakuma Yoshiki,JPX ; Sugiyama Yoshihiro,JPX ; Muto Shunichi,JPX, Semiconductor device and method of fabricating the same.
  95. Sakuma Yoshiki,JPX ; Sugiyama Yoshihiro,JPX ; Muto Shunichi,JPX, Semiconductor device and method of fabricating the same.
  96. Segawa, Mizuki; Yabu, Toshiki; Matsuzawa, Akira, Semiconductor device and method of manufacturing the same.
  97. Jones, Robert E.; White, Bruce E., Semiconductor device and method therefor.
  98. Takagi,Takeshi; Inoue,Akira, Semiconductor device having SiGe channel region.
  99. Krivokapic, Zoran, Semiconductor device having conductive structures formed near a gate electrode.
  100. Grant, John M.; Stephens, Tab A., Semiconductor device incorporating a defect controlled strained channel structure and method of making the same.
  101. Grant,John M.; Stephens,Tab A., Semiconductor device incorporating a defect controlled strained channel structure and method of making the same.
  102. Chen, Howard H.; Hsu, Louis L.; Wang, Li-Kong, Semiconductor device on a combination bulk silicon and silicon-on-insulator (SOI) substrate.
  103. Oda,Katsuya; Sugii,Nobuyuki; Miura,Makoto; Suzumura,Isao; Washio,Katsuyoshi, Semiconductor device, semiconductor circuit module and manufacturing method of the same.
  104. Saxler,Adam William, Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same.
  105. Fitzgerald ; Jr. Eugene A. (Bridgewater NJ), Semiconductor devices with low dislocation defects.
  106. Bude,Jeffrey Devin; Carroll,Malcolm; King,Clifford Alan, Semiconductor devices with reduced active region defects and unique contacting schemes.
  107. Vineis,Christopher; Yang,Vicky; Currie,Matthew; Westhoff,Richard; Leitz,Christopher, Semiconductor heterostructures and related methods.
  108. Cogan Adrian I. (Waltham MA), Semiconductor integrated circuit structure with insulative partitions.
  109. Tanabe,Tetsuhiro; Nakahara,Ken, Semiconductor light-emitting device and method for manufacturing the same.
  110. Sasaki Kazuaki,JPX ; Yamamoto Osamu,JPX, Semiconductor light-emitting device capable of having good stability in fundamental mode of oscillation, decreasing curr.
  111. Yeo, Yee-Chia; Chen, How-Yu; Huang, Chien-Chao; Lee, Wen-Chin; Yang, Fu-Liang; Hu, Chenming, Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors.
  112. Currie, Matthew T.; Lochtefeld, Anthony J., Shallow trench isolation process.
  113. Schmitz Jurriaan,NLX ; Woerlee Pierre H.,NLX, Si-Ge CMOS semiconductor device.
  114. Berger, Paul R.; Thompson, Phillip E.; Lake, Roger; Hobart, Karl; Rommel, Sean L., Si-based resonant interband tunneling diodes and method of making interband tunneling diodes.
  115. Kapoor Ashok K. (Palo Alto CA) Ciacchella J. Frank (Sunnyvale CA), Sidewall contact bipolar transistor with controlled lateral spread of selectively grown epitaxial layer.
  116. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G., Silicon device on Si:C-OI and SGOI and method of manufacture.
  117. Williams, Jr.,George Melville, Silicon-on-insulator active pixel sensors.
  118. Doyle Brian, Silicon-on-insulator devices and method for producing the same.
  119. Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
  120. Chan,Kevin K.; Ieong,Meikei; Reznicek,Alexander; Sadana,Devendra K.; Shi,Leathen; Yang,Min, Strained silicon CMOS on hybrid crystal orientations.
  121. Ge, Chung-Hu; Lee, Wen-Chin; Hu, Chenming, Strained silicon structure.
  122. Yeo, Yee-Chia; Yang, Fu-Liang; Hu, Chenming, Strained-channel multiple-gate transistor.
  123. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  124. Langdo,Thomas A.; Currie,Matthew T.; Braithwaite,Glyn; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator finFET device structures.
  125. Zhu,Huilong; Doris,Bruce B., Structure and method for manufacturing strained FINFET.
  126. Zhu,Hiulong; Bedell,Steven W.; Doris,Bruce B.; Zhang,Ying, Structures and methods for making strained MOSFETs.
  127. Enquist,Paul M., Three dimensional device integration method and integrated device.
  128. Chau,Robert; Datta,Suman; Doyle,Brian S; Jin,Been Yih, Tri-gate transistors and methods to fabricate same.
  129. Winningham, Thomas Andrew; Douglas, Kenneth, Tunable nanomasks for pattern transfer and nanocluster array formation.
  130. Sidorin, Yakov; K?rkk?innen, Ari H, Tunable optical source.
  131. Baba Toshio (Tokyo JPX), Tunnel transistor comprising a semiconductor film between gate and source/drain.
  132. Ieong,Meikei; Yang,Min, Ultra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientations.
  133. Bedell,Stephen W.; Domenicucci,Anthony G.; Fogel,Keith E.; Leobandung,Effendi; Sadana,Devendra K., Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer.
  134. Mathew, Leo; Sadd, Michael, Vertical MOSFET with asymmetric gate structure.
  135. Hisamoto, Dai; Katayama, Kozo, Vertical semiconductor device with tunnel insulator in current path controlled by gate electrode.

이 특허를 인용한 특허 (46)

  1. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, Aspect ratio trapping and lattice engineering for III/V semiconductors.
  2. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, Aspect ratio trapping and lattice engineering for III/V semiconductors.
  3. Davids, Paul; Starbuck, Andrew Lee; Pomerene, Andrew T. S., Avalanche diode having reduced dark current and method for its manufacture.
  4. Abel, Stefan; Czornomaz, Lukas; Fompeyrine, Jean; El Kazzi, Mario, Compound semiconductor structure.
  5. Bai, Jie; Lochtefeld, Anthony J.; Park, Ji-Soo, Defect reduction using aspect ratio trapping.
  6. Bai, Jie; Lochtefeld, Anthony J.; Park, Ji-Soo, Defect reduction using aspect ratio trapping.
  7. Fogel, Keith E.; Reznicek, Alexander; Sadana, Devendra K.; Surisetty, Charan V., Economical and environmentally friendly chemical mechanical polishing for III-V compound semiconductor device fabrication.
  8. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, Elimination of defects in long aspect ratio trapping trench structures.
  9. Caimi, Daniele; Czornomaz, Lukas; Fompeyrine, Jean; Uccelli, Emanuele, Fabrication of compound semiconductor structures.
  10. Caimi, Daniele; Czornomaz, Lukas; Deshpande, Veeresh Vidyadhar; Djara, Vladimir; Fompeyrine, Jean, Fabrication of hybrid semiconductor circuits.
  11. Caimi, Daniele; Czornomaz, Lukas; Fompeyrine, Jean; Uccelli, Emanuele, Fabrication of semiconductor fin structures.
  12. Caimi, Daniele; Czornomaz, Lukas; Deshpande, Veeresh; Djara, Vladimir; Fompeyrine, Jean, Fabrication of semiconductor structures.
  13. Caimi, Daniele; Czornomaz, Lukas; Deshpande, Veeresh; Djara, Vladimir; Fompeyrine, Jean, Fabrication of semiconductor structures.
  14. Cantoro, Mirco; Heo, Yeoncheol, Field effect transistor including multiple aspect ratio trapping structures.
  15. Hydrick, Jennifer M.; Li, Jizhong; Cheng, Zhinyuan; Fiorenza, James; Bai, Jie; Park, Ji-Soo; Lochtefeld, Anthony J., Formation of devices by epitaxial layer overgrowth.
  16. Holt, Judson R.; Mochizuki, Shogo; Reznicek, Alexander; Smith, Melissa A., Forming zig-zag trench structure to prevent aspect ratio trapping defect escape.
  17. Levander, Alejandro X.; Jun, Kimin, Heterogeneous semiconductor material integration techniques.
  18. Levander, Alejandro X.; Jun, Kimin, Heterogeneous semiconductor material integration techniques.
  19. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, High aspect ratio trapping semiconductor with uniform height and isolated from bulk substrate.
  20. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, High aspect ratio trapping semiconductor with uniform height and isolated from bulk substrate.
  21. Cheng, Kangguo; Divakaruni, Ramachandra; He, Hong; Li, Juntao, Hybrid aspect ratio trapping.
  22. Cohen, Guy M.; Lee, Sanghoon, III-V gate-all-around field effect transistor using aspect ratio trapping.
  23. Cohen, Guy M.; Lee, Sanghoon, III-V gate-all-around field effect transistor using aspect ratio trapping.
  24. Cohen, Guy M.; Lee, Sanghoon, III-V gate-all-around field effect transistor using aspect ratio trapping.
  25. Naczas, Sebastian; Paruchuri, Vamsi; Reznicek, Alexander; Schepis, Dominic J., Locally raised epitaxy for improved contact by local silicon capping during trench silicide processings.
  26. Naczas, Sebastian; Paruchuri, Vamsi; Reznicek, Alexander; Schepis, Dominic J., Locally raised epitaxy for improved contact by local silicon capping during trench silicide processings.
  27. Sun, Jianwu; Loo, Roger, Method for manufacturing a transistor device comprising a germanium channel material on a silicon based substrate, and associated transistor device.
  28. Lee, Jeongyun; Yang, Kwang-Yong; Shin, Keomyoung; Lee, Jinwook; Lee, Yongseok, Method of forming semiconductor device having multi-channel.
  29. Cheng, Kai; Degroote, Stefan, Method of manufacturing an integrated semiconductor substrate structure with device areas for definition of GaN-based devices and CMOS devices.
  30. Yan, Chun; Bao, Xinyu, Method of uniform channel formation.
  31. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, Non-planar semiconductor device with aspect ratio trapping.
  32. Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, Non-planar semiconductor device with aspect ratio trapping.
  33. Lin, Jing-Cheng; Yu, Chen-Hua, Selective epitaxial growth of semiconductor materials with reduced defects.
  34. Lin, Jing-Cheng; Yu, Chen-Hua, Selective epitaxial growth of semiconductor materials with reduced defects.
  35. Lin, Jing-Cheng; Yu, Chen-Hua, Selective epitaxial growth of semiconductor materials with reduced defects.
  36. Lee, Jeongyun; Yang, Kwang-Yong; Shin, Keomyoung; Lee, Jinwook; Lee, Yongseok, Semiconductor device having multi-channel and method of forming the same.
  37. Kim, Beom Seok; Kuh, Bongjin; Lim, Jongsung; Choi, Hanmei, Semiconductor device with an epitaxial layer and method of fabricating the same.
  38. Radosavljevic, Marko; Dasgupta, Sansaptak; Gardner, Sanaz K.; Sung, Seung Hoon; Then, Han Wui; Chau, Robert S., Semiconductor devices with raised doped crystalline structures.
  39. Cantoro, Mirco; Kwon, Taeyong; Kim, Sangsu; Lee, Jae-Hwan, Semiconductor fin devices and method of fabricating the semiconductor fin devices.
  40. Adam, Thomas N.; Cheng, Kangguo; Hashemi, Pouya; Khakifirooz, Ali; Reznicek, Alexander, Semiconductor structure with aspect ratio trapping capabilities.
  41. Kunert, Bernardette; Langer, Robert; Eneman, Geert, Strained group IV channels.
  42. Yang, Moon-seung; Uddin, Mohammad Rakib; Lee, Myoung-jae; Lee, Sang-moon; Lee, Sung-hun; Cho, Seong-ho, Substrate structure, complementary metal oxide semiconductor device, and method of manufacturing complementary metal oxide semiconductor device.
  43. Khakifirooz, Ali; Shahrjerdi, Davood, Thin-film gallium nitride structures grown on graphene.
  44. Xie, Ruilong; Cheng, Kangguo; Yamashita, Tenko, Vertical pillar-type field effect transistor and method.
  45. Xie, Ruilong; Cheng, Kangguo; Yamashita, Tenko, Vertical pillar-type field effect transistor and method.
  46. Holt, Judson R.; Mochizuki, Shogo; Reznicek, Alexander; Smith, Melissa A., Zig-zag trench structure to prevent aspect ratio trapping defect escape.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로