The present invention provides a detachable add-on card unit to a host system that combines mass storage capability and a processor on the same card. The card can receive data from the host, process the data, and store it in processed form, as well as the reverse process of retrieving stored data, p
The present invention provides a detachable add-on card unit to a host system that combines mass storage capability and a processor on the same card. The card can receive data from the host, process the data, and store it in processed form, as well as the reverse process of retrieving stored data, processing it, and supplying it to the host. The non-volatile mass storage memory may contain program storage as well as card system data and user data. The end user of the card can program applications into the program storage. The combination of mass storage and a processor also adds to the capabilities of the on-card processor, allowing the card to store and execute programs. The present invention is able to provide a programmable add-on card unit to a host system. A number of applications can be stored in the card's mass storage and loaded as needed by the on-card micro-controller.
대표청구항▼
1. A memory card removably attachable to a host, the memory card comprising: an interface for communicating with a host when the memory card is removably attached to the host;a mass storage memory storing an operating sequence;a buffer memory;a processing unit configured to operate on data according
1. A memory card removably attachable to a host, the memory card comprising: an interface for communicating with a host when the memory card is removably attached to the host;a mass storage memory storing an operating sequence;a buffer memory;a processing unit configured to operate on data according to the operating sequence; anda bus to which the interface, the buffer memory, and the processing unit are connected;wherein the operating sequence is stored in a non-linear form in the mass storage memory, and wherein the operating sequence is read from the mass storage memory and stored in a linear form in the buffer memory so that the operating sequence is executable from the buffer memory by the processing unit. 2. The memory card of claim 1, wherein the data operated on by the processing unit is read from the mass storage memory. 3. The memory card of claim 1, wherein the data operated on by the processing unit is transferred between the mass storage memory and the host. 4. The memory card of claim 3, wherein the data is transferred from the host to the memory card in a write operation. 5. The memory card of claim 3, wherein the data is transferred from the memory card to the host in a read operation. 6. The memory card of claim 3, wherein the data is continuous media. 7. The memory card of claim 6, wherein the continuous media is stored in the buffer memory as it is transferred between the memory card and the host. 8. The memory card of claim 1, wherein the processing unit is further configured to store a result of the operation in the mass storage device. 9. The memory card of claim 1, wherein the processing unit is further configured to send a result of the operation to the host without storing the result in the mass storage device. 10. The memory card of claim 1, wherein the operating sequence includes a decompression program. 11. The memory card of claim 1, wherein the operating sequence includes a compression program. 12. The memory card of claim 1, wherein the operating sequence includes a data encryption/decryption routine. 13. The memory card of claim 1, wherein the operating sequence includes a voice recognition routine. 14. The memory card of claim 1, wherein the mass storage memory is a Flash memory. 15. The memory card of claim 1, wherein the mass storage memory stores a plurality of operating sequences, and wherein the processing unit is configured to operate on data according to a selected one of the plurality of operating sequences. 16. The memory card of claim 1, wherein the operating sequence is selectively enabled by the host. 17. The memory card of claim 1, wherein the mass storage memory further includes a portion storing system data, and wherein the processing unit is further configured to operate on the data according to the system data. 18. The memory card of claim 1, wherein the processing unit selectively operates on the data in combination with a processor of the host. 19. The memory card of claim 1, wherein the operating sequence is only accessible in a block that is too large for the processing unit to utilize without first reading out and caching the block in the buffer memory. 20. The memory card of claim 1, wherein the data is voice data received from the host, and wherein the operating sequence configures the processing unit to transform the voice data into processed voice data suitable for digital transmission. 21. The memory card of claim 1, wherein the data is processed voice data suitable for digital transmission, and wherein the operating sequence configures the processing unit to transform the processed voice data into voice data suitable for audio rendering. 22. The memory card of claim 1, wherein the data is navigation data. 23. The memory card of claim 1, wherein the data is phone book data. 24. The memory card of claim 1, wherein the data is security data for user verification. 25. The memory card of claim 24, wherein the security data is a voice sample. 26. The memory card of claim 24, wherein the security data is a password. 27. The memory card of claim 24, wherein the security data is biometric data of the user. 28. A method for operating on data in a memory card, the method comprising: performing the following in a memory card including a mass storage memory storing an operating sequence, a buffer memory, and a processing unit: reading the operating sequence from the mass storage memory, wherein the operating sequence is stored in a non-linear form in the mass storage memory;storing the operating sequence in a linear form in the buffer memory so that the operating sequence is executable from the buffer memory by the processing unit; andoperating on the data with the processing unit according to the operating sequence. 29. The method of claim 28, wherein the data operated on by the processing unit is read from the mass storage memory. 30. The method of claim 28, wherein the data operated on by the processing unit is transferred between the mass storage memory and the host. 31. The method of claim 30, wherein the data is transferred from the host to the memory card in a write operation. 32. The method of claim 30, wherein the data is transferred from the memory card to the host in a read operation. 33. The method of claim 30, wherein the data is continuous media. 34. The method of claim 33, wherein the continuous media is stored in the buffer memory as it is transferred between the memory card and the host. 35. The method of claim 28 further comprising storing a result of the operation in the mass storage device. 36. The method of claim 28 further comprising sending a result of the operation to the host without storing the result in the mass storage device. 37. The method of claim 28, wherein the operating sequence includes a decompression program. 38. The method of claim 28, wherein the operating sequence includes a compression program. 39. The method of claim 28, wherein the operating sequence includes a data encryption/decryption routine. 40. The method of claim 28, wherein the operating sequence includes a voice recognition routine. 41. The method of claim 28, wherein the mass storage memory is a Flash memory. 42. The method of claim 28, wherein the mass storage memory stores a plurality of operating sequences, and wherein the method further comprises operating on data according to a selected one of the plurality of operating sequences. 43. The method of claim 28, wherein the operating sequence is selectively enabled by the host. 44. The method of claim 28, wherein the mass storage memory further includes a portion storing system data, and wherein the method further comprises operating on the data according to the system data. 45. The method of claim 28, wherein the processing unit selectively operates on the data in combination with a processor of the host. 46. The method of claim 28, wherein the operating sequence is only accessible in a block that is too large for the processing unit to utilize without first reading out and caching the block in the buffer memory. 47. The method of claim 28, wherein the data is voice data received from the host, and wherein the operating sequence configures the processing unit to transform the voice data into processed voice data suitable for digital transmission. 48. The method of claim 28, wherein the data is processed voice data suitable for digital transmission, and wherein the operating sequence configures the processing unit to transform the processed voice data into voice data suitable for audio rendering. 49. The method of claim 28, wherein the data is navigation data. 50. The method of claim 28, wherein the data is phone book data. 51. The method of claim 28, wherein the data is security data for user verification. 52. The method of claim 51, wherein the security data is a voice sample. 53. The method of claim 51, wherein the security data is a password. 54. The method of claim 51, wherein the security data is biometric data of the user.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (48)
Jenne Fredrick B., Apparatus and method for correcting data in a non-volatile random access memory.
Robinson Kurt B. (Newcastle CA) Elbert Dale K. (Citrus Heights CA) Levy Markus A. (Citrus Heights CA), Block-erasable non-volatile semiconductor memory which tracks and stores the total number of write/erase cycles for each.
Claus David M. (Indianapolis IN) Coutinho Roy S. (Carmel IN) Murphy Kevin D. (Indianapolis IN) Snavley James D. (Greenwood IN) Zempol Kenneth R. (Randolph NJ), Databaseless security system.
Rasmussen Harry R. (Tacoma WA) LaBounty Jack D. (Bellevue WA) Rosenow Michael J. (Issaquah WA), Encryption/decryption apparatus with non-accessible table of keys.
San Jeremy E. (London GB2) Cheese Ben (Melbourn Royston GB2) Graham Carl N. (London GB2) Warnes Peter R. (London GB2), External memory system having programmable graphics processor for use in a video game system or the like.
San Jeremy E.,GB2 ; Cheese Ben,GB2 ; Graham Carl N.,GB2 ; Warnes Peter R.,GB2, External memory system having programmable graphics processor for use in a video game system or the like.
Mehrotra Sanjay (Milpitas CA) Harari Eliyahou (Los Gatos CA) Lee Winston (San Francisco CA), Multi-state EEprom read and write circuits and techniques.
Chan Alfred ; Kekicheff Marc B. ; Weise Joel M. ; Wentker David C., System and method for a multi-application smart card which can facilitate a post-issuance download of an application onto the smart card.
Barlow Doug ; Dillaway Blair ; Fox Barbara ; Lipscomb Terry ; Spies Terrence, System and method for configuring and managing resources on a multi-purpose integrated circuit card using a personal computer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.