Hybrid fin field-effect transistor structures and related methods
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/76
H01L-029/94
출원번호
US-0125308
(2008-05-22)
등록번호
US-8183627
(2012-05-22)
발명자
/ 주소
Currie, Matthew T.
출원인 / 주소
Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소
Slater & Matsil, LLP
인용정보
피인용 횟수 :
118인용 특허 :
273
초록
Semiconductor-on-insulator structures facilitate the fabrication of devices, including MOSFETs that are at least partially depleted during operation and FinFETs including bilayer fins and/or crystalline oxide.
대표청구항▼
1. A structure comprising: a substrate having an insulator layer disposed thereon; anda fin field-effect transistor disposed over the substrate, the fin field-effect transistor including:a source region and a drain region disposed in contact with the insulator layer;at least one fin extending betwee
1. A structure comprising: a substrate having an insulator layer disposed thereon; anda fin field-effect transistor disposed over the substrate, the fin field-effect transistor including:a source region and a drain region disposed in contact with the insulator layer;at least one fin extending between the source and the drain regions and comprising a bilayer;a gate disposed above the bilayer, extending over the at least one fin and between the source and the drain regions; anda gate dielectric layer disposed between the gate and the fin,wherein the bilayer comprises a second semiconductor material disposed over a first semiconductor material, and the first semiconductor material is different from the second semiconductor material, and a sidewall surface of the at least one fin includes the first semiconductor material. 2. The structure of claim 1, wherein the first semiconductor material includes at least one member of the group consisting of silicon, SiGe, germanium, an array of carbon nanotubes, and mixtures or alloys thereof. 3. The structure of claim 1, wherein the first semiconductor material includes at least one member of the group consisting of gallium arsenide, indium arsenide, indium gallium arsenide, indium phosphide, gallium nitride, indium antimonide, gallium antimonide, gallium phosphide, and mixtures or alloys thereof. 4. The structure of claim 1, wherein the second semiconductor material includes at least one member of the group consisting of silicon, SiGe, germanium, an array of carbon nanotubes, and mixtures or alloys thereof. 5. The structure of claim 1, wherein the second semiconductor material includes at least one member of the group consisting of gallium arsenide, indium arsenide, indium gallium arsenide, indium phosphide, gallium nitride, indium antimonide, gallium antimonide, gallium phosphide, and mixtures or alloys thereof. 6. The structure of claim 1, wherein the first semiconductor material is tensilely strained and the second semiconductor material is compressively strained. 7. The structure of claim 1, wherein the first semiconductor material is compressively strained and the second semiconductor material is tensilely strained. 8. The structure of claim 1, wherein the gate dielectric is disposed proximate the first semiconductor material and the second semiconductor material. 9. A structure comprising: a substrate;a first crystalline insulator layer disposed over at least a first portion of the substrate;a second crystalline insulator layer disposed over at least a second portion of the substrate;a first fin field-effect transistor disposed over the substrate, the first fin field-effect-transistor including:a first source region and a first drain region disposed over and in contact with the first crystalline insulator layer;a first fin extending between the first source and the first drain regions, the first fin comprising a first semiconductor material disposed on at least one vertically oriented sidewall of the first fin;a first gate, disposed above the substrate, extending over the first fin and between the first source and the first drain regions;a first gate dielectric layer disposed between the first gate and the first fin; anda second fin field-effect transistor disposed over the substrate, the second fin field-effect-transistor including:a second source region and a second drain region disposed over and in contact with the second crystalline insulator layer;a second fin extending between the second source and the second drain regions and comprising a second semiconductor material disposed on at least one vertically oriented sidewall of the second fin;a second gate, disposed above the substrate, extending over the second fin and between the second source and the second drain regions; anda second gate dielectric layer disposed between the second gate and the second fin,wherein the first semiconductor material has a first crystalline orientation, the second semiconductor material has a second crystalline orientation, and the first and second crystalline orientations are different. 10. The structure of claim 9, wherein the first fin and second fin are substantially parallel. 11. The structure of claim 9, wherein the first semiconductor material and the second semiconductor material are substantially the same. 12. The structure of claim 9, wherein the first crystalline orientation is selected from a {100} family of crystalline planes. 13. The structure of claim 9, wherein the first crystalline orientation is selected from a {110} family of crystalline planes. 14. The structure of claim 9, wherein the first fin field-effect transistor comprises an n-channel device and the second fin field-effect transistor comprises a p-channel device. 15. A structure comprising: a substrate;a crystalline insulator material disposed over the substrate;a first fin field-effect transistor disposed over the substrate; anda second fin field-effect transistor disposed over the substrate, at least one of the first fin field-effect transistor or the second field-effect transistor being disposed over the crystalline insulator material;wherein the first fin field-effect transistor comprises a first semiconductor material has a first crystalline orientation, the second fin field-effect transistor comprises a second semiconductor material has a second crystalline orientation, and the first and second crystalline orientations are different.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (273)
Lung Hsing Lan,TWX ; Lu Tao Cheng,TWX ; Wang Mam Tsung,TWX, 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Fischer Hermann,DEX ; Hofmann Franz,DEX, CMOS integrated circuit including forming doped wells, a layer of intrinsic silicon, a stressed silicon germanium layer where germanium is between 25 and 50%, and another intrinsic silicon layer.
Harame David L. (Mohegan Lake NY) Patton Gary L. (Poughkeepsie NY) Stork Maria C. (Yorktown Heights NY), Complementary bipolar transistor structure and method for manufacture.
Baca Albert G. (Albuquerque NM) Drummond Timothy J. (Albuquerque NM) Robertson Perry J. (Albuquerque NM) Zipperian Thomas E. (Albuquerque NM), Complementary junction heterostructure field-effect transistor.
Ismail Khaled E. (Cairo NY EGX) Stern Frank (Pleasantville NY), Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers.
Soref Richard A. (Newton Centre MA) Friedman Lionel (Holden MA), Direct-gap germanium-tin multiple-quantum-well electro-optical devices on silicon or germanium substrates.
Harari Eliyahou ; Guterman Daniel C. ; Samachisa George ; Yuan Jack H., Dual floating gate EEPROM cell array with steering gates shared adjacent cells.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
Biegelsen David K. (Portola Valley CA) Sheridon Nicholas K. (Los Altos CA) Johnson Noble M. (Menlo Park CA), Fabrication of quantum confinement semiconductor light-emitting devices.
Furukawa Toshiharu ; Ellis-Monaghan John Joseph ; Slinkman James Albert, High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe.
Jack Oon Chu ; Richard Hammond ; Khalid EzzEldin Ismail ; Steven John Koester ; Patricia May Mooney ; John A. Ott, High speed composite p-channel Si/SiGe heterostructure for field effect devices.
Meyerson Bernard S. (Yorktown Heights NY), Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers.
Francois J. Henley ; Sien G. Kang ; Igor J. Malik, Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer.
Christiansen, Silke H.; Grill, Alfred; Mooney, Patricia M., Method for fabrication of relaxed SiGe buffer layers on silicon-on-insulators and structures containing the same.
Alexander Yuri Usenko, Method for forming IC's comprising a highly-resistive or semi-insulating semiconductor substrate having a thin, low resistance active semiconductor layer thereon.
Pham, Daniel T.; Barr, Alexander L.; Mathew, Leo; Nguyen, Bich-Yen; Vandooren, Anne M.; White, Ted R., Method for forming a double-gated semiconductor device.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Xie Ya-Hong (Flemington NJ), Method for making low defect density semiconductor heterostructure and devices made thereby.
Selvakumar Chettypalayam R. (Waterloo CAX) Chamberlain Savvas G. (Waterloo CAX), Method for making silicon-germanium devices using germanium implantation.
Hiroji Aga JP; Naoto Tate JP; Kiyoshi Mitani JP, Method of Fabricating SOI wafer by hydrogen ION delamination method and SOI wafer fabricated by the method.
Fitzgerald, Eugene A., Method of fabricating a relaxed silicon germanium platform having planarizing for high speed CMOS electronics and high speed analog circuits.
Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Method of fabricating defect-free silicon on an insulating substrate.
Lynch William T. (Apex NC) Wang Kang L. (Santa Monica CA) Tanner Martin O. (Duarte CA), Method of fabricating quantum bridges by selective etching of superlattice structures.
Bin Yu ; William G. En ; Judy Xilin An ; Concetta E. Riccobene, Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer.
Djomehri, Ihsan J.; Goo, Jung-Suk; Krishnan, Srinath; Maszara, Witold P.; Pan, James N.; Xiang, Qi, Method of growing as a channel region to reduce source/drain junction capacitance.
Gardner Mark I. ; Fulford H. Jim ; Wristers Derick J., Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication.
Yonehara, Takao; Watanabe, Kunio; Shimada, Tetsuya; Ohmi, Kazuaki; Sakaguchi, Kiyofumi, Method of manufacturing semiconductor wafer method of using and utilizing the same.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Bozler Carl O. (Sudbury MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert W. (Weymouth MA), Method of producing sheets of crystalline material and devices made therefrom.
Donald F. Canaperi ; Jack Oon Chu ; Guy M. Cohen ; Lijuan Huang ; John Albrecht Ott ; Michael F. Lofaro, Method of wafer smoothing for bonding using chemo-mechanical polishing (CMP).
Dmbkes Heinrich (Ulm DEX) Herzog Hans-J. (Neu-Ulm DEX) Jorke Helmut (Gerstetten DEX), Modulation doped field effect transistor with doped SixGe1-x-intrinsic Si layering.
Paton, Eric N.; Xiang, Qi; Besser, Paul R.; Lin, Ming-Ren; Ngo, Minh V.; Wang, Haihong, Mosfets incorporating nickel germanosilicided gate and methods for their formation.
Arimilli, Ravi Kumar; Fields, Jr., James Stephen; Guthrie, Guy Lynn; Joyner, Jody Bern; Lewis, Jerry Don, Multiprocessor system bus protocol with group addresses, responses, and priorities.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Canaperi, Donald F.; Chu, Jack Oon; D'Emic, Christopher P.; Huang, Lijuan; Ott, John Albrecht; Wong, Hon-Sum Philip, Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique.
Bensahel Daniel,FRX ; Campidelli Yves,FRX ; Hernandez Caroline,FRX ; Rivoire Maurice,FRX, Process for obtaining a layer of single-crystal germanium or silicon on a substrate of single-crystal silicon or germanium, respectively.
Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
Iwasaki, Yukiko; Nishida, Shoji; Sakaguchi, Kiyofumi; Ukiyo, Noritaka, Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus.
Ek Bruce A. ; Iyer Subramanian Srikanteswara ; Pitner Philip Michael ; Powell Adrian R. ; Tejwani Manu Jamndas, Production of substrate for tensilely strained semiconductor.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Christiansen, Silke H.; Chu, Jack O.; Grill, Alfred; Mooney, Patricia M., Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing.
Shimizu Hitoshi (Yokohama JPX) Hirayama Yoshiyuki (Yokohama JPX) Irikawa Michinori (Yokohama JPX), Schottky junction device having a Schottky junction of a semiconductor and a metal.
Kamins Theodore I. (Palo Alto) Noble David B. (Sunnyvale) Hoyt Judy L. (Palo Alto) Gibbons James F. (Palo Alto) Scott Martin P. (San Francisco CA), Selective and non-selective deposition of Si1-xGex on a Si subsrate that is partially maske.
Ozturk Mehmet C. (Cary NC) Grider Douglas T. (Raleigh NC) Sanganeria Mahesh K. (Raleigh NC) Ashburn Stanton P. (Cary NC), Selective deposition of doped silion-germanium alloy on semiconductor substrate.
Ozturk Mehmet (Cary NC) Wortman Jimmie (Chapel Hill NC) Grider Douglas (Raleigh NC), Selective germanium deposition on silicon and resulting structures.
Karl Brunner DE; Karl Eberl DE, Semiconductor components, in particular photodetectors, light emitting diodes, optical modulators and waveguides with multilayer structures grown on silicon substrates.
Wristers, Derick J.; Xiang, Qi; Buller, James F., Semiconductor device with tensile strain silicon introduced by compressive material in a buried oxide layer.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Kauffmann Bruce A. (Jericho VT) Lam Chung H. (Williston VT) Lasky Jerome B. (Essex Junction VT), Semiconductor memory cell and memory array with inversion layer.
Burghartz Joachim N. (Shrub Oak NY) Meyerson Bernard S. (Yorktown Heights NY) Sun Yuan-Chen (Katonah NY), SiGe thin film or SOI MOSFET and method for making the same.
Judy Xilin An ; Bin Yu, Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation.
An, Judy Xilin; Yu, Bin, Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation..
Belyansky, Michael P.; Chidambarrao, Dureseti; Dokumaci, Omer H.; Doris, Bruce B.; Gluschenkov, Oleg, Structure and method to improve channel mobility by gate electrode stress modification.
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Chau Robert S. ; Chern Chan-Hong ; Jan Chia-Hong ; Weldon Kevin R. ; Packan Paul A. ; Yau Leopoldo D., Transistor with ultra shallow tip and method of fabrication.
Favors ; Jr. Wesley ; MacDonald Eric William ; Mukherjee Subir ; Warriner Lynn Albert, Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS.
Yu, Chia-Ta; Wang, Sheng-Chen; Yang, Cheng-Yu; Lee, Kai-Hsuan; Yeong, Sai-Hooi; Yang, Feng-Cheng; Chen, Yen-Ming, FinFET device with epitaxial structures that wrap around the fins and the method of fabricating the same.
Yu, Chia-Ta; Wang, Sheng-Chen; Yang, Cheng-Yu; Lee, Kai-Hsuan; Yeong, Sai-Hooi; Yang, Feng-Cheng; Chen, Yen-Ming, FinFET device with epitaxial structures that wrap around the fins and the method of fabricating the same.
Flachowsky, Stefan; Hoentschel, Jan, Integrated circuits formed on strained substrates and including relaxed buffer layers and methods for the manufacture thereof.
Doris, Bruce B.; He, Hong; Wang, Junli; Loubet, Nicolas J., Integration of strained silicon germanium PFET device and silicon NFET device for finFET structures.
Cheng, Kangguo; Khakifirooz, Ali; Reznicek, Alexander; Schepis, Dominic J., Method and structure to form tensile strained SiGe fins and compressive strained SiGe fins on a same substrate.
Doris, Bruce B.; Reznicek, Alexander; Rubin, Joshua M.; Yamashita, Tenko, Selective oxidation of buried silicon-germanium to form tensile strained silicon FinFETs.
Lee, Tung Ying; Okuno, Yasutoshi; Su, Chien-Chang; Huang, Wang-Chun, Semiconductor device including fin structure with two channel layers and manufacturing method thereof.
Lee, Tung Ying; Su, Chien-Chang; Huang, Wang-Chun; Okuno, Yasutoshi, Semiconductor device including fin structure with two channel layers and manufacturing method thereof.
Colinge, Jean-Pierre; Diaz, Carlos H., Semiconductor structure including laterally disposed layers having different crystal orientations and method of fabricating the same.
Cheng, Kangguo; Doris, Bruce B.; Khakifirooz, Ali; Sadana, Devendra K., Silicon-on-insulator substrates having selectively formed strained and relaxed device regions.
Bedell, Stephen W.; Edge, Lisa F.; Kerber, Pranita; Ouyang, Qiqing C.; Reznicek, Alexander, Structure and method for highly strained germanium channel fins for high mobility pFINFETs.
Ching, Kuo-Cheng; Ju, Shi Ning; Wang, Chih-Hao; Leung, Ying-Keung; Diaz, Carlos H., System and method for widening Fin widths for small pitch FinFET devices.
Lee, Tzung-Chi; Hsieh, Tung-Heng; Young, Bao-Ru; Chang, Yung Feng, System and method of fabricating ESD FinFET with improved metal landing in the drain.
Obradovic, Borna; Bowen, Robert C.; Palle, Dharmendar Reddy; Rodder, Mark S., Thermionically-overdriven tunnel FETs and methods of fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.