Method and apparatus for providing protected intellectual property
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/50
출원번호
US-0690781
(2010-01-20)
등록번호
US-8200472
(2012-06-12)
발명자
/ 주소
Molson, Philippe
San, Tony
출원인 / 주소
Altera Corporation
대리인 / 주소
Kwan & Olynick LLP
인용정보
피인용 횟수 :
0인용 특허 :
39
초록▼
Various techniques permit more thorough development of digital systems and devices by designers while protecting the proprietary interests of the owners of the intellectual property incorporated in such systems and devices. More specifically, the present invention provides to an end customer IP hard
Various techniques permit more thorough development of digital systems and devices by designers while protecting the proprietary interests of the owners of the intellectual property incorporated in such systems and devices. More specifically, the present invention provides to an end customer IP hardware which is suitable for prototype testing, but unusable for production purposes. One method limits the physical or electrical mode of operation of a hardware platform used for prototype testing of intellectual property (such as limiting the number of electrical contacts between the hardware and an external electrical device or limiting the data format(s) usable in the hardware during prototype testing). Another method limits the temporal operation of a hardware platform using an internal counter within the software provided by the intellectual property owner. Once a clock count limit is reached, the software disables the hardware in one or more prescribed ways, such as a reset of one or more registers, a global tri-state of the hardware IO, or a random failure of some type. Suitable hardware fabrication and/or augmentation also may be used to differentiate between the prototype and production manners of operation.
대표청구항▼
1. A method, comprising: identifying license information associated with a logic function for implementation on a programmable logic device;based on said identifying, determining whether the logic function should be implemented with a mode of operation restriction from a plurality of mode of operati
1. A method, comprising: identifying license information associated with a logic function for implementation on a programmable logic device;based on said identifying, determining whether the logic function should be implemented with a mode of operation restriction from a plurality of mode of operation restrictions, wherein the plurality of mode of operation restrictions include physical and electrical mode of operation restrictions; andimplementing the logic function on the programmable logic device, wherein operation of the logic function on the programmable logic device is limited as defined by the mode of operation restriction and in response to determining that said logic function should be implemented with said mode of operation restriction. 2. The method of claim 1, wherein the logic function is implemented with the mode of operation restriction as defined by license information. 3. The method of claim 1, wherein the mode of operation restriction is applied by disabling the logic function when an unallowed data format is received. 4. The method of claim 1, wherein the mode of operation restriction is applied by disabling a plurality of electrical contacts associated with the programmable logic device. 5. The method of claim 1, wherein the mode of operation restriction is applied by generating a random failure. 6. The method of claim 1, wherein the mode of operation restriction is applied by initiating a global tristate of hardware I/O. 7. The method of claim 1, wherein mode of operation restrictions are applied after a predetermined period of time. 8. The method of claim 1, wherein an internal clock of the programmable logic device is used for measuring run time. 9. The method of claim 1, wherein a predetermined period of time corresponds to a prototype operation range. 10. The method of claim 1, wherein a predetermined period of time corresponds to a production operation range. 11. A system, comprising: an interface operable to receive license information associated with a logic function for implementation on a programmable logic device; anda processor operable to determine that the logic function should be implemented with a mode of operation restriction from a plurality of mode of operation restrictions, wherein the plurality of mode of operation restrictions include physical and electrical mode of operation restrictions, wherein the processor is further operable to implement the logic function on the programmable logic device, wherein operation of the logic function on the programmable logic device is limited as defined by the mode of operation restriction and in response to determining that said logic function should be implemented with said mode of operation restriction. 12. The system of claim 11, wherein the logic function is implemented with the mode of operation restriction specified by license information. 13. The system of claim 11, wherein the mode of operation restriction is applied by disabling the logic function when an unallowed data format is received. 14. The system of claim 11, wherein the mode of operation restriction is applied by disabling a plurality of electrical contacts associated with the programmable logic device. 15. The system of claim 11, wherein the mode of operation restriction is applied by generating a random failure. 16. A programmable logic device, comprising: a logic function implemented on the programmable logic device with a mode of operation restriction from a plurality of mode of operation restrictions, the logic function associated with license information;wherein a plurality of mode of operation restrictions include physical and electrical mode of operation restrictions, wherein the mode of operation restriction is applied after a predetermined period of time. 17. The programmable logic device of claim 16, wherein the logic function is implemented with the mode of operation restriction specified by license information. 18. The programmable logic device of claim 16, wherein the mode of operation restriction is applied by disabling the logic function when an unallowed data format is received. 19. The programmable logic device of claim 16, wherein the mode of operation restriction is applied by disabling a plurality of electrical contacts associated with the programmable logic device. 20. The programmable logic device of claim 16, wherein the mode of operation restriction is applied by generating a random failure.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (39)
Winkelman Wayne (Leander TX), Allocation of rotating memory device storage locations.
Watson James A. ; Fontana Fabiano ; Chui Jenny ; Choi Steve ; Lau Benjamin, Enhanced method of testing semiconductor devices having nonvolatile elements.
Cooper Thomas Edward ; Philips Hudson Wayne ; Pryor Robert Franklin, Method and apparatus for enabling trial period use of software products: method and apparatus for utilizing an encryptio.
Jung-Cheun Lien ; Sheng Feng ; Chung-yuan Sun ; Eddy Chieh Huang, Method and apparatus for storing a validation number in a field-programmable gate array.
Schultz, David P.; Hung, Lawrence C.; Goetting, F. Erich, Programmable logic device capable of preserving user data during partial or complete reconfiguration.
Mueller David J. (Naperville IL) Prysby Daniel G. (Elk Grove IL) Moravec John V. (Willow Springs IL) Watson George A. (Fullerton CA), Reactive computer system adaptive to a plurality of program inputs.
Gee John K. ; Greve David A. ; Hardin David S. ; Kamin Raymond A. ; Hiratzka T. Douglas ; Mass Allen P. ; Masters Michael H. ; Mykris Nick M., Real time processor optimized for executing JAVA programs.
Ginter,Karl L.; Shear,Victor H.; Spahn,Francis J.; Van Wie,David M., System and methods for secure transaction management and electronic rights protection.
Ginter Karl L. ; Shear Victor H. ; Sibert W. Olin ; Spahn Francis J. ; Van Wie David M., Systems and methods for secure transaction management and electronic rights protection.
Ginter,Karl L.; Shear,Victor H.; Spahn,Francis J.; Van Wie,David M.; Weber,Robert P., Trusted infrastructure support systems, methods and techniques for secure electronic commerce transaction and rights management.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.