Structures for preventing cross-talk between through-silicon vias and integrated circuits
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/552
출원번호
US-0945022
(2007-11-26)
등록번호
US-8227902
(2012-07-24)
발명자
/ 주소
Kuo, Chen-Cheng
출원인 / 주소
Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소
Slater & Matsil, L.L.P.
인용정보
피인용 횟수 :
59인용 특허 :
45
초록
A semiconductor chip includes a through-silicon via (TSV), a device region, and a cross-talk prevention ring encircling one of the device region and the TSV. The TSV is isolated from substantially all device regions comprising active devices by the cross-talk prevention ring.
대표청구항▼
1. A semiconductor chip comprising: a through-substrate via (TSV) extending through a semiconductor substrate, the TSV being a signal-carrying TSV;a device region; anda cross-talk prevention ring comprising a first portion in a metallization layer over the semiconductor substrate, the first portion
1. A semiconductor chip comprising: a through-substrate via (TSV) extending through a semiconductor substrate, the TSV being a signal-carrying TSV;a device region; anda cross-talk prevention ring comprising a first portion in a metallization layer over the semiconductor substrate, the first portion encircling the device region, wherein the TSV is isolated from substantially all device regions comprising active devices by the cross-talk prevention ring, the cross-talk prevention ring comprising a conductive material. 2. The semiconductor chip of claim 1 further comprising a seal ring adjacent to edges of the semiconductor chip, wherein the seal ring encircles the cross-talk prevention ring, and wherein the TSV is between the seal ring and the cross-talk prevention ring. 3. The semiconductor chip of claim 2 further comprising a sacrificial ring between the seal ring and the edges of the semiconductor chip. 4. The semiconductor chip of claim 2 further comprising a plurality of TSVs between the seal ring and the cross-talk prevention ring. 5. The semiconductor chip of claim 1, wherein the cross-talk prevention ring encircles an additional TSV. 6. The semiconductor chip of claim 1 further comprising a seal ring adjacent to edges of the semiconductor chip, wherein the cross-talk prevention ring comprises a seal ring extension and a portion of the seal ring. 7. The semiconductor chip of claim 6, wherein the cross-talk prevention ring comprises a corner portion of the seal ring. 8. The semiconductor chip of claim 6, wherein the cross-talk prevention ring comprises an edge and two corner portions of the seal ring. 9. The semiconductor chip of claim 1, wherein the cross-talk prevention ring comprises a second portion in the semiconductor substrate, and wherein the second portion is conductive and is electrically connected to the first portion. 10. The semiconductor chip of claim 1, wherein the cross-talk prevention ring comprises a second portion in the semiconductor substrate, and wherein the second portion comprises a dielectric material. 11. The semiconductor chip of claim 1, wherein the cross-talk prevention ring is grounded. 12. The semiconductor chip of claim 1 further comprising a plurality of TSVs, each encircled by an additional grounded cross-talk prevention ring. 13. The semiconductor chip of claim 1, further comprising a seal ring comprising four sides, each being adjacent to an edge of the semiconductor chip, wherein the cross-talk prevention ring is encircled by the seal ring, wherein the cross-talk prevention ring comprises four sides, each being adjacent to one of the sides of the seal ring, wherein the cross-talk prevention ring is grounded, and wherein the TSV is located in a region between the seal ring and the cross-talk prevention ring. 14. The semiconductor chip of claim 13, wherein the region between the seal ring and the cross-talk prevention ring is substantially free from active devices. 15. The semiconductor chip of claim 13 further comprising a plurality of TSVs distributed in the region between the seal ring and the cross-talk prevention ring. 16. The semiconductor chip of claim 13, wherein the cross-talk prevention ring comprises a second portion in the semiconductor substrate, and wherein the second portion is conductive and is electrically connected to the first portion. 17. The semiconductor chip of claim 13, wherein the cross-talk prevention ring comprises a second portion in the semiconductor substrate, and wherein the second portion comprises a dielectric material. 18. The semiconductor chip of claim 1, further comprising a seal ring comprising four sides, each being adjacent to an edge of the semiconductor chip; anda seal ring extension comprising a first end and a second end, each physically connected to a portion of the seal ring, wherein the seal ring extension and the seal ring form the cross-talk prevention ring encircling a first region of the semiconductor die, and wherein the first region is substantially free from active devices, the TSV being located in the first region, a second region outside the cross-talk prevention ring comprising active devices. 19. The semiconductor chip of claim 18, wherein the first region further comprises additional TSVs.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (45)
Chen,Chien Hua; Chen,Zhizhang; Meyer,Neal W., 3D interconnect with protruding contacts.
Chudzik, Michael Patrick; Dennard, Robert H.; Divakaruni, Rama; Furman, Bruce Kenneth; Jammy, Rajarao; Narayan, Chandrasekhar; Purushothaman, Sampath; Shepard, Jr., Joseph F.; Topol, Anna Wanda, High density chip carrier with integrated passive devices.
Siniaguine, Oleg, Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate.
Savastiouk,Sergey; Halahan,Patrick B.; Kao,Sam, Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities.
Jackson, Timothy L.; Murphy, Tim E., Methods of fabrication of semiconductor dice having back side redistribution layer accessed using through-silicon vias and assemblies thereof.
Farnworth, Warren M.; Wood, Alan G.; Hiatt, William M.; Wark, James M.; Hembree, David R.; Kirby, Kyle K.; Benson, Pete A., Multi-dice chip scale semiconductor components and wafer level methods of fabrication.
Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Chen, Wei-Yu; Chen, Hsien-Wei; Su, An-Jhih; Wang, Jo-Mei; Yang, Tien-Chung, Wafer level shielding in multi-stacked fan out packages and methods of forming same.
Chen, Wei-Yu; Chen, Hsien-Wei; Su, An-Jhih; Wang, Jo-Mei; Yang, Tien-Chung, Wafer level shielding in multi-stacked fan out packages and methods of forming same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.