IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0010025
(2008-01-18)
|
등록번호 |
US-8239726
(2012-08-07)
|
우선권정보 |
KR-10-2007-0074613 (2007-07-25) |
발명자
/ 주소 |
- Kong, Jun Jin
- Park, Sung Chung
- Song, Seung-Hwan
- Kim, Jong Han
- Lee, Young Hwan
- Cho, Kyoung Lae
- Jo, Nam Phil
- Byun, Sung-Jae
|
출원인 / 주소 |
- Samsung Electronics Co., Ltd.
|
대리인 / 주소 |
Harness, Dickey & Pierce, P.L.C.
|
인용정보 |
피인용 횟수 :
0 인용 특허 :
9 |
초록
▼
A code encoding apparatus includes a delay circuit and a code generator. The delay circuit generates delayed information based on p-bit input information received in parallel. The delayed information is generated according to a clock. The code generator generates n·p-bit code based on at least one o
A code encoding apparatus includes a delay circuit and a code generator. The delay circuit generates delayed information based on p-bit input information received in parallel. The delayed information is generated according to a clock. The code generator generates n·p-bit code based on at least one of the input information and the delayed information, where n is a rational number.
대표청구항
▼
1. A code encoding apparatus comprising: a delay circuit configured to generate delayed information by delaying each bit of p-bit input information by only a single clock, the p-bit input information being received in parallel; anda code generator configured to generate n·p-bit code based on at leas
1. A code encoding apparatus comprising: a delay circuit configured to generate delayed information by delaying each bit of p-bit input information by only a single clock, the p-bit input information being received in parallel; anda code generator configured to generate n·p-bit code based on at least one of the p-bit input information and the delayed information, where n is a rational number. 2. The apparatus of claim 1, wherein each bit of the n·p-bit code is generated in parallel based on at least one of the input information and corresponding delayed information. 3. The apparatus of claim 1, wherein the n·p-bit code is a convolutional code. 4. The apparatus of claim 1, further including, an outer encoder configured to encode outer input information to generate the p-bit input information. 5. The apparatus of claim 4, wherein the outer encoder encodes the outer input information using a parallel Bose, Ray-Chaudhuri, Hocquenghem (BCH) code encoding scheme. 6. The apparatus of claim 4, wherein the outer encoder encodes the outer input information using a Reed-Solomon (RS) code encoding scheme. 7. The apparatus of claim 4, wherein the outer encoder encodes the outer input information using a non-binary code encoding scheme. 8. The apparatus of claim 1, further including, a memory configured to store the n·p-bit code. 9. The apparatus of claim 8, wherein the memory includes a multi-bit cell (MBC) memory configured to store multi-bit data in one cell. 10. The apparatus of claim 1, further including, a decoder configured to restore the p-bit input information by decoding the N·p-bit code using a look-ahead Viterbi decoding scheme. 11. An apparatus comprising: an inner encoder configured to generate an inner encoded bit stream by encoding an input information bit stream using an interleaved convolutional code encoding scheme; andan inner decoder configured to restore the input information bit stream by decoding the inner encoded bit stream using a parallel Viterbi decoding scheme; wherein the inner encoder is configured to combine input information bits of the input information bit stream with delayed input information bits of the input information bit stream, the delayed input information bits being delayed only after even multiples of a clock. 12. The apparatus of claim 11, further including, an outer encoder configured to generate the input information bit stream by encoding an outer input information bit stream using an outer encoding scheme; andan outer decoder configured to restore the outer input information bit stream by decoding the restored input information bit stream using an outer decoding scheme, the outer decoding scheme corresponding to the outer encoding scheme. 13. The apparatus of claim 12, wherein the outer encoding scheme is a linear block code encoding scheme. 14. The apparatus of claim 12, wherein the outer encoder encodes the outer input information bit stream using a parallel BCH code encoding scheme. 15. The apparatus of claim 12, wherein the outer encoder encodes the outer input information bit stream using an RS code encoding scheme. 16. The apparatus of claim 12, wherein the outer encoder encodes the outer input information bit stream using a non-binary code encoding scheme. 17. The apparatus of claim 12, wherein the inner encoder encodes the input information bit stream using an m-level interleaved convolutional code encoding scheme, and the inner decoder decodes, in parallel, the inner encoded bit stream of m bits corresponding to a level of the interleaved convolutional code encoding scheme. 18. The apparatus of claim 17, wherein the outer encoder encodes, in parallel, the outer input information of m bits corresponding to a level of the interleaved convolutional code encoding scheme to generate the input information bit stream, and the outer decoder decodes, in parallel, the input information bit stream of m bits corresponding to a level of the interleaved convolutional code encoding scheme. 19. The apparatus of claim 11, further including, a memory configured to store the inner encoded bit stream, wherein the inner decoder is configured to read the stored inner encoded bit stream from the memory. 20. The apparatus of claim 19, wherein the memory includes, an MBC memory configured to store multi-bit data in one cell. 21. A code encoding method comprising: delaying each bit of p-bit input information by only a single clock to generate delayed information, the p-bit input information being received in parallel; andgenerating an n·p-bit code based on at least one of the p-bit input information and the delayed information, each bit of the n·p-bit code being generated in parallel from at least one of the p-bit input information and corresponding delayed information, and where n a rational number. 22. The method of claim 21, further including, puncturing the n·p-bit code to generate a punctured code. 23. A method comprising: encoding input information using an outer encoding scheme to generate an outer encoded bit stream;encoding the outer encoded bit stream using an interleaved convolutional code encoding scheme to generate an inner encoded bit stream;decoding the inner encoded bit stream using a parallel Viterbi decoding scheme to restore the outer encoded bit stream; anddecoding the outer encoded bit stream using an outer decoding scheme corresponding to the outer encoding scheme to restore the input information; wherein the encoding of the outer encoded bit stream includes, combining outer encoded bits of the outer encoded bit stream with delayed outer encoded bits of the outer encoded bit stream, the delayed outer encoded bits being delayed only after multiples of a clock. 24. The method of claim 23, wherein the interleaved convolutional code encoding scheme uses an m-level interleaved convolutional code encoding scheme, and the parallel Viterbi decoding scheme decodes, in parallel, the inner encoded bit stream of m bits corresponding to a level of the interleaved convolutional code encoding scheme. 25. A computer-readable recording medium storing computer executable instructions that when executed cause a computer to perform a method comprising: delaying each bit of p-bit input information by only a single clock to generate delayed information, the p-bit input information being received in parallel; andgenerating an n·p-bit code based on at least one of the p-bit input information and the delayed information, each bit of the n·p-bit code being generated in parallel from at least one of the p-bit input information and corresponding delayed information, where n is a rational number.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.