$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Normalization of floating point operations in a programmable integrated circuit device

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-007/38
출원번호 US-0048379 (2008-03-14)
등록번호 US-8244789 (2012-08-14)
발명자 / 주소
  • Langhammer, Martin
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Ropes & Gray LLP
인용정보 피인용 횟수 : 1  인용 특허 : 213

초록

A programmable integrated circuit device is programmed to normalize multiplication operations by examining the input or output values to determined the likelihood of overflow or underflow and then to adjust the input or output values accordingly. The examination of the inputs can include an examinat

대표청구항

1. A method of configuring a programmable integrated circuit device to perform a floating point multiplication operation on multiplicand input values each formatted with a respective input mantissa/exponent pair, to provide an output value formatted with an output mantissa/exponent pair, said method

이 특허에 인용된 특허 (213)

  1. Hogenauer, Eugene B., Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks.
  2. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  3. Jekel Richard N. (La Mesa CA), Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing.
  4. De Lange Willem, Apparatus and method for programmable delays using a boundary-scan chain.
  5. Guttag Karl M. ; Read Christopher J., Apparatus and system for sum of plural absolute differences.
  6. Ogawara Hideki (Kawasaki JPX) Furukawa Hiroshi (Kawasaki JPX), Apparatus having a plurality of programmable logic processing units for self-repair.
  7. Doddington George D. (McLean VA) Pawate Basavaraj (Dallas TX) Mahant-Shetti Shivaling (Richardson TX) Smith Derek (Lafayette LA), Apparatus, system and methods for distributed signal processing.
  8. Pawate Basavaraj (Dallas TX) Doddington George (McLean VA) Mahant-Shetti Shivaling S. (Richardson TX) Smith Derek (Lafayette LA), Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit.
  9. Agarwala Manisha (Dallas TX), Application specific exclusive of based logic module architecture for FPGAs.
  10. Rajski Janusz ; Tyszer Jerzy,PLX, Arithmetic built-in self test of multiple scan-based integrated circuits.
  11. Rajski, Janusz; Tyszer, Jerzy, Arithmetic built-in self-test of multiple scan-based integrated circuits.
  12. Perner Frederick A., Arithmetic cell for field programmable devices.
  13. Balmer Keith (Bedford GB2) Ing-Simmons Nicholas (Huntingdon GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX) Read Christopher J. (Houston TX) Polan, Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section.
  14. Guttag Karl M. ; Balmer Keith,GB2, Arithmetic logic unit with conditional register source selection.
  15. Lewis James M., Boolean digital multiplier.
  16. Rothman Daniel J. ; Chiang David, Carry chain circuit with flexible carry function for implementing arithmetic and logical functions.
  17. Williams Tim A. (Austin TX), Circuit for adding and/or subtracting numbers in logarithmic representation.
  18. Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
  19. LeBlanc Marcel A., Circuitry for emulating asynchronous register loading functions.
  20. Wern-Yan Koe, Combinational test pattern generation method and apparatus.
  21. Gomola John W. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Jones F. David (Pittsburgh PA) Wallace Frank E. (Irwin PA) Marano Ross T. (Murrysville PA), Combined file and directory system for a process control digital computer system.
  22. Phillips William C. ; Pascale Michael V. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Weigand Benjamin F. ; Dirndorfer Walter M. ; Prill Robert S. ; Siegel Arnold B. ; Nogay Richard H., Common receive module for a programmable digital radio.
  23. Sharrit Paul ; Campini Edoardo ; Cornils Curtis L., Communicator having reconfigurable resources.
  24. Wedgwood Janet E. (Bethpage NY) Petrsoric John F. (New Hyde Park NY), Complex adaptive fir filter.
  25. Kaviani Alireza S.,CAXITX M5R 2R5 ; Brown Steven D.,CAXITX M4R 2A3, Computational field programmable architecture.
  26. Dockser Kenneth A., Computer-implemented multiplication with shifting of pattern-product partials.
  27. Asghar Safdar M., Computing apparatus configured for partitioned processing.
  28. Dick Christopher H., Computing multidimensional DFTs in FPGA.
  29. Brian C. Faith ; Thomas Oelsner GB; Gary N. Lai, Configurable computational unit embedded in a programmable device.
  30. Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  31. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  32. Ramamurthy Srinivas ; Berger Neal ; Fahey ; Jr. James,FRX ; Gongwer Geoffrey S. ; Saiki William J. ; Tam Eugene Jinglun, Configuration control in a programmable logic device using non-volatile elements.
  33. Francis B. Heile, Content addressable memory encoded outputs.
  34. Weng Chia-Shiann (Austin TX) Kuenast Walter U. (Austin TX) Anderson Donald C. (Austin TX) Curtis Peter C. (Austin TX) Greene Richard L. (Austin TX), DSP co-processor for use on an integrated circuit that performs multiple communication tasks.
  35. Okamoto Toshiya (Souraku-gun JPX), Data driven type digital filter unit and data driven type information processor including the same.
  36. Ehlig Peter N. (Houston TX) Boutaud Frederic (Roquefort les Pins FRX) Hollander James F. (Dallas TX), Data processor with sets of two registers where both registers receive identical information and when context changes in.
  37. Langhammer, Martin; Starr, Gregory; Hwang, Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
  38. Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Furtek Frederick (Menlo Park CA), Diagonal wiring between abutting logic cells in a configurable logic array.
  39. Gomola John W. (Pittsburgh PA) Giras Theodore C. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Putman Richard E. (Pittsburgh PA) Gilbreath Rodney E. (Pittsburgh PA) Deliyannides John S. (Wilmington, Digital computer monitored and/or operated system or process which is structured for operation with an improved automati.
  40. Conners John P. (Fond du Lac WI), Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the former.
  41. Leung Ka Yin (Austin TX), Digital filter with decimated frequency response.
  42. Takano Koji,JPX ; Nagao Fumiaki,JPX, Digital filters.
  43. Takeuchi Sumitaka (Hyogo JPX) Okada Keisuke (Hyogo JPX), Digital finite impulse response filter and method.
  44. Staszewski Robert B., Digital finite-impulse-response (FIR) filter with a modified architecture based on high order Radix-N numbering.
  45. Rousseau Jean-Francois (Saint Pierre les Nemours FRX) Obriot Bertrand (La Grande Paroisse FRX), Digital image processing circuitry.
  46. Tubbs Graham S. (Houston TX), Digital processor system with conditional carry and status function in arithmetic unit.
  47. McElroy David J. (Houston TX) Tubbs Graham S. (Houston TX), Digital processor system with direct access memory.
  48. Kadowaki Yukio,JPX, Digital signal processing device.
  49. Miyata Tomomi,JPX, Digital signal processing device capable of selectively imparting effects to input data.
  50. Brueckmann Dieter (Meerbusch DEX) Preuss Walfried (Hoehenkirchen-Siegertsb DEX), Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based o.
  51. Adrian Andrew A. (Melrose MA) Danielson Michael S. (Wrentham MA) Meyers David B. (Walpole MA) Spiegel Leo (Sharon MA), Digital signal processing for linearization of small input signals to a tri-state power switch.
  52. Beraud Jean-Paul (Nice FRX) Galand Claude (Cagnes sur Mer FRX), Digital signal processor architecture with plural multiply/accumulate devices.
  53. Henry A. Davis, Digital signal processor having enhanced utilization of multiply accumulate (MAC) stage and method.
  54. Gonion Jeffry E. ; Bilbrey Brett C., Digital signal processor using a reconfigurable array of macrocells.
  55. Baji Toru, Digital signal processor with on-chip select decoder and wait state generator.
  56. Phillips William C. ; Hilterbrick Charles L. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Pascale Michael V. ; Prill Robert S., Digitally programmable multifunction radio system architecture.
  57. Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
  58. Madurawe Raminda U., Dynamic nonvolatile memory cell.
  59. Conway, Thomas; Byrne, Jason, Efficient interpolator for high speed timing recovery.
  60. Dobbelaere Ivo J. (Palo Alto CA) El Gamal Abbas (Palo Alto CA), Electrically programmable inter-chip interconnect architecture.
  61. Sansbury James D., Evaluation of memory cell characteristics.
  62. Hussain, Zahid, Exponent processing systems and methods.
  63. Andrew J. Miller GB, FPGA implemented bit-serial multiplier and infinite impulse response.
  64. Cloutier Jocelyn, FPGA-based processor.
  65. New Bernard I. (Los Gatos CA) Young Steven P. (San Jose CA), Fast carry structure with synchronous input.
  66. Nelson David A. (Fort Collins CO), Fast high precision discrete-time analog finite impulse response filter.
  67. Verbauwhede Ingrid, Fast regular multiplier architecture.
  68. McCollum John L. (Saratoga CA), Field programmable digital signal processing array integrated circuit.
  69. Ebeling William H. C. (Seattle WA) Borriello Gaetano (Seattle WA), Field programmable gate array.
  70. Liu, Tong; Feng, Sheng; Lien, Jung-Cheun, Field programmable gate array freeway architecture.
  71. Nagaraj N. S. (Karntaka INX), Field programmable gate array logic module configurable as combinational or sequential circuits.
  72. New Bernard J., Field programmable gate array with distributed gate-array functionality.
  73. McGowan John E., Field programmable gate array with mask programmed analog function circuits.
  74. Ngai Kai-Kit (Allentown PA) Singh Satwant (Macungie PA), Field programmable gate array with multi-port RAM.
  75. Singh, Moninder; Chaudhry, Anurag, Field programmable logic device with efficient memory utilization.
  76. Duncan Robert G. (Castroville CA), Field programmable pipeline array.
  77. Khoury John M., Finite impulse response filter.
  78. Khoury John M., Finite impulse response filter.
  79. McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
  80. Yu Robert K. ; Zyner Gregory B., Floating point multiplier with reduced critical paths using delay matching techniques.
  81. Suzuki Hiroaki,JPX, Floating-point arithmetic unit which specifies a least significant bit to be incremented.
  82. Palmer John (Hillsboro OR) Ravenel Bruce (Sunnyvale CA) Nave Rafi (Kiriat Motzkia ILX), Fraction bus for use in a numeric data processor.
  83. Quievy Didier (Massy FRX) Desjouis Francis (Maintenon FRX), Frequency multiplier with programmable order of multiplication.
  84. Lloyd C. Cox ; Gary A. Gramlich ; Robert M. Baker ; Stephen Freeman ; Brian P. Neary ; Cynthia R. Krzemien ; Jordan A. Krim ; Luis R. Nunez, General purpose filter.
  85. Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valerity B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ;, Hexagonal sense cell architecture.
  86. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hierarchically connected reconfigurable logic assembly.
  87. Chatter Mukesh, High performance self modifying on-the-fly alterable logic FPGA, architecture and method.
  88. Ku Walter H. (La Jolla CA) Linderman Richard W. (Dayton OH) Chau Paul M. (Ithaca NY) Reusens Peter P. (Destel Bergin BEX), High performance signal processor.
  89. Goto Gensuke (Ebina JPX), High speed digital parallel multiplier.
  90. Mader James M. (Indialantic FL), High speed signal processor.
  91. Yano Naoka,JPX ; Tamura Naoyuki,JPX, High-efficiency multiplier and multiplying method.
  92. Baldwin, David Robert; Murphy, Nicholas J. N.; Maund, Andrew Peter; Pontin, Paul; Cooper, Steve, In-circuit test using scan chains.
  93. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  94. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Integrated processor and programmable data path chip for reconfigurable computing.
  95. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
  96. Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
  97. Page Joel ; De Angel Edwin ; Lee Wai Laing ; Wang Lei ; Zheng Hong Helena ; Chow Chung-Kai, Linear phase FIR sinc filter with multiplexing.
  98. Leung Ka Yin ; Swanson Eric J. ; Leung Kafai, Linear phase finite impulse response filter with pre-addition.
  99. Williams Tim A. (Austin TX), Logarithmic arithmetic logic unit.
  100. Steele Randy C. (Southlake TX), Logic block for programmable logic devices.
  101. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
  102. Hsieh ; deceased Hung-Cheng (late of Sunnyvale CA) Carter ; administrator by William S. (Santa Clara CA) Erickson Charles R. (Fremont CA) Cheung Edmond Y. (San Jose CA), Logic structure and circuit for fast carry.
  103. Hsieh Hung-Cheng (583 Loch Lomond Ct. Sunnyvale CA 94087) Carter William S. (3024 Aspen Dr. Santa Clara CA 95051) Erickson Charles S. (3412 Atwater Ct. Fremont CA 94536) Cheung Edmond Y. (1302 Shelby, Logic structure and circuit for fast carry.
  104. New Bernard J. (Los Gatos CA), Logic structure and circuit for fast carry.
  105. Tobias David F., Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic.
  106. Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Logic system of logic networks with programmable selected functions and programmable operational controls.
  107. Baeg Sanghyeon, Low cost emulation scheme implemented via clock control using JTAG controller in a scan environment.
  108. Dockser Kenneth A., Method and apparatus for computer implemented constant multiplication with multipliers having repeated patterns includi.
  109. Mirsky Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  110. Mirsky, Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  111. Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
  112. Bernard J. New ; Steven P. Young, Method and apparatus for incorporating a multiplier into an FPGA.
  113. New, Bernard J.; Young, Steven P., Method and apparatus for incorporating a multiplier into an FPGA.
  114. Razak Hossain ; Jeffrey Charles Herbert, Method and apparatus for performing signed/unsigned multiplication.
  115. Kojima Hirotsugu ; Shridhar Avadhani, Method and apparatus for reducing the power consumption in a programmable digital signal processor.
  116. Lloyd Scott Edward (Hoffman Estates IL) Wang Shay-Ping Thomas (Long Grove IL), Method and system for accumulating values in a computing device.
  117. McPherson Thomas Joseph ; Schwarz Eric Mark, Method and system of rounding for division or square root: eliminating remainder calculation.
  118. Mintzer Lester, Method for configuring an FPGA for large FFTs and other vector rotation computations.
  119. Mintzer Lester, Method for configuring an FPGA for large FFTs and other vector rotation computations.
  120. Burns Geoffrey Francis, Method for generating barrel shifter result flags directly from input data.
  121. Nag Sudip K. ; Verma Hare K., Method for parallel-efficient configuring an FPGA for large FFTS and other vector rotation computations.
  122. Harrison David A. (Cupertino CA) Silver Joshua M. (Sunnyvale CA) Soe Soren T. (San Jose CA), Method for programming complex PLD having more than one function block type.
  123. Harrison David A. ; Silver Joshua M. ; Soe Soren T., Method for programming complex PLD having more than one function block type.
  124. Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
  125. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
  126. Moyse Philip (Bedford GB2) Simpson Richard (Bedford GB2), Method, apparatus and system for multiply rounding using redundant coded multiply result.
  127. Colon-Bonet Glenn T. (Ft. Collins CO), Methods and apparatus for performing division and square root computations in a computer.
  128. Dent Paul Wilkinson, Methods apparatus and computer program products for accumulating logarithmic values.
  129. Andrews Lawrence P. ; Beckman Richard C. ; Petty ; Jr. Joseph C. ; Sinibaldi John C., Multi-speed DSP kernel and clock mechanism.
  130. Giacalone, Jean-Pierre; Theodorou, Francois; Boyadjian, Alain, Multiplier accumulator circuits.
  131. Telikepalli Anil L. N., Multiplier circuit design for a programmable logic device.
  132. New Bernard J., Multiplier fabric for use in field programmable gate arrays.
  133. Amir Gideon (San Jose CA) Gregorian Roubik (Santa Clara CA), Multiplier/adder circuit.
  134. Amir Gideon (San Jose CA) Gregorian Roubik (Sunnyvale CA) Dujari Ghanshyam (San Jose CA), Multiplier/adder circuit.
  135. Thepaut Andr (Plouzane FRX) Ouvradou Gerald (Plouzane FRX), Multiprocessor system with cascaded modules combining processors through a programmable logic cell array.
  136. Laprade Kenneth C. (Palm Bay FL), N-clock, n-bit-serial multiplier.
  137. Dick, Christopher H.; Harris, Frederic J., Narrow-band filter including sigma-delta modulator implemented in a programmable logic device.
  138. Sansbury James D. (Portola Valley CA) Madurawe Raminda U. (Sunnyvale CA), Nonvolatile SRAM cells and cell arrays.
  139. Madurawe Raminda U. ; Sansbury James D., Nonvolatile configuration cells and cell arrays.
  140. Black, William C.; Das, Bodhisattva; Hassoun, Marwan M.; Lee, Edward K. F., Nonvolatile programmable logic devices.
  141. Kelem Steven H. ; Lawman Gary R., On-chip logic analysis and method for using the same.
  142. Trimberger Stephen M., Optimizing and operating a time multiplexed programmable logic device.
  143. Trimberger Stephen M., PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays.
  144. Trimberger Stephen M., PLD having a window pane architecture with segmented interconnect wiring between logic block arrays.
  145. Reddy Srinivas ; Lane Christopher, PLD with split multiplexed inputs from global conductors.
  146. Martin Philippe (Fresnes FRX) Bonnet Thierry (Champigny FRX) Mathieu Yves (Boulogne FRX), Pipeline-type serial multiplier circuit.
  147. Callen, Greg S., Programmable ALU.
  148. Pierzchala Edmund ; Perkowski Marek A., Programmable analog array circuit.
  149. Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  150. Mackiewicz Ralph E. (Madison Heights MI), Programmable controller having automatic contact line solving.
  151. Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
  152. Chen Oscal T.-C.,TWX ; Wang Jeng-Yih,TWX, Programmable finite impulse response processor with scalable dynamic data range.
  153. Oswald William A. (Allentown PA) Singh Satwant (Macungie PA), Programmable function unit as parallel multiplier cell.
  154. Kolze Paige A. ; Chan Andrew K. ; Apland James A., Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures.
  155. Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
  156. Heile Francis B., Programmable logic array device with random access memory configurable as product terms.
  157. Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
  158. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
  159. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
  160. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  161. Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuits with enhanced output routing.
  162. Trimberger Stephen M., Programmable logic array with improved interconnect structure.
  163. LaBerge Paul A., Programmable logic block in an integrated circuit.
  164. Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller customized function call method, system and apparatus.
  165. Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller method, system and apparatus.
  166. Abbott Curtis, Programmable logic datapath that may be used in a field programmable device.
  167. Abbott, Curtis, Programmable logic datapath that may be used in a field programmable device.
  168. Curtis Abbott, Programmable logic datapath that may be used in a field programmable device.
  169. Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
  170. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
  171. Lane Christopher F. ; Reddy Srinivas T. ; Cliff Richard G. ; Zaveri Ketan H. ; Pedersen Bruce B. ; Veenstra Kerry, Programmable logic device circuitry for improving multiplier speed and/or efficiency.
  172. Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
  173. Pedersen Bruce B., Programmable logic device having combinational logic at inputs to logic elements within logic array blocks.
  174. Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
  175. Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
  176. Langhammer, Martin; Hwang, Chiao Kai; Starr, Gregory, Programmable logic device including multipliers and configurations thereof to reduce resource utilization.
  177. Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
  178. James Park ; Wei-Jen Huang ; Tony Ngai ; Bruce B. Pedersen, Programmable logic device with carry look-ahead.
  179. Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  180. Masui, Shoichi; Oura, Michiya; Ninomiya, Tsuzumi; Yokozeki, Wataru; Mukaida, Kenji, Programmable logic device with ferroelectric configuration memories.
  181. Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
  182. Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
  183. Langhammer, Martin, Programmable logic device with routing channels.
  184. Langhammer, Martin; Prasad, Nitin, Programmable logic devices with function-specific blocks.
  185. Mendel David W., Programmable logic integrated circuit architecture incorporating a global shareable expander.
  186. Hastings Roy A. (Allen TX) Neale Todd M. (Carrollton TX) Whitney Brad (Anaheim CA), Programmable mixed-mode integrated circuit architecture.
  187. Steele Randy C. (Scottsdale AZ) Raad Safoin A. (Scottsdale AZ), Programmable summing functions for programmable logic devices.
  188. Terrill Richard Shaw ; Bielby Robert Richard Noel, Programming circuits and techniques for programmable logic.
  189. Lesea Austin H., Realizing analog-to-digital converter on a digital programmable integrated circuit.
  190. Rupp Charle R., Reconfigurable computer architecture for use in signal processing applications.
  191. Smith Stephen J., Reconfigurable computer architecture using programmable logic devices.
  192. Pietzold ; III Alfred W. ; Hessel Clifford ; Orsini Louis M. ; Gorton John E. ; Mackey Christopher D., Reconfigurable radio system architecture.
  193. Fischer Jonathan Herman ; Smith Lane Allen, Recursive digital filter with reset.
  194. Jefferson David E. ; Reddy Srinivas T., Redundancy circuitry for programmable logic devices with interleaved input circuits.
  195. Feng, Sheng; Lien, Jung-Cheun; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui, Routing structures for a tileable field-programmable gate array architecture.
  196. Moyse Phillip (Bromham GB2) Roskell Derek (Irchester GB2) Simpson Richard D. (Carlton GB2), Split multiply operation.
  197. Venkitakrishnan P. (Sunnyvale CA) Singh Gururaj (Sunnyvale CA) Laugesen Ronald C. (Los Gatos CA), Streamlined digital signal processor.
  198. Smith Lane Allen, System for digital filtering in a fixed number of clock cycles.
  199. Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., System for distributing clocks using a delay lock loop in a programmable logic circuit.
  200. Borland David J., System processing unit extended with programmable logic for plurality of functions.
  201. Bocchino Vincent T., Technique for preconditioning I/Os during reconfiguration.
  202. Guttag Karl M. (Missouri City TX) Simpson Richard (Bedford GB2) Walsh Brendan (Bedford GB2), Three input arithmetic logic unit forming mixed arithmetic and boolean combinations.
  203. Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator and mask generator.
  204. Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Gove Robert J. (Plano TX) Read Christopher J. (Houston TX) Golston Jeremiah E. (Sugar Land TX) Poland Sydney W. (Katy TX) Ing-Simmons Nich, Three input arithmetic logic unit with mask generator.
  205. Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with shifter.
  206. Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Philip,GBX, Three input arithmetic logic unit with shifter and/or mask generator.
  207. Liu, Tong; Lien, Jung-Cheun; Feng, Sheng; Huang, Eddy C.; Sun, Chung-Yuan; Liao, Naihui, Tileable field-programmable gate array architecture.
  208. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
  209. Mori Shojiro (Kawasaki JPX), Transfer circuit for operation test of LSI systems.
  210. Reddy Srinivas ; Cliff Richard G., Tristate structures for programmable logic devices.
  211. Chamberlin George P. (Scottsdale AZ), Two-pass multiplier/accumulator circuit.
  212. Karimi, Farzin; Crosby, Thompson W.; Irrinki, V. Swamy, Use of a scan chain for configuration of BIST unit operation.
  213. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.

이 특허를 인용한 특허 (1)

  1. Lutz, David Raymond; Burgess, Neil, Multiply adder.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트