$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Command processor for a data storage device

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/00
  • G06F-012/02
  • G06F-003/00
출원번호 US-0537722 (2009-08-07)
등록번호 US-8244962 (2012-08-14)
발명자 / 주소
  • Swing, Andrew T.
  • Borchers, Albert T.
  • Sprinkle, Robert S.
  • Kennington, Justin
출원인 / 주소
  • Google Inc.
대리인 / 주소
    Brake Hughes Bellermann LLP
인용정보 피인용 횟수 : 22  인용 특허 : 50

초록

An apparatus for queuing and ordering commands for a data storage device may include a slot tracker module that is arranged and configured to track available slots for commands from a host, a command transfer module that is operably coupled to the slot tracker module and that is arranged and configu

대표청구항

1. An apparatus, including a non-transitory storage medium storing instructions for queuing and ordering commands for a data storage device, comprising: a slot tracker module that is arranged and configured to track available slots for commands from a host, wherein each of the available slots is ass

이 특허에 인용된 특허 (50)

  1. Strecker William D. (Stow Harvard MA) Stewart Robert E. (Stow Harvard MA) Fuller Samuel (Harvard MA), Apparatus for transferring blocks of information from one node to a second node in a computer network.
  2. Clark,Scott D.; Willenborg,Scott M., Command ordering among commands in multiple queues using hold-off vector generated from in-use vector and queue dependency scorecard.
  3. Yu, Frank; Lee, Charles C.; Ma, Abraham C., Command queuing smart storage transfer manager for striping data to raw-NAND flash modules.
  4. Matsunami Naoto,JPX ; Kan Masayuki ; Kaneda Yasunori,JPX ; Yagisawa Ikuya,JPX ; Oeda Takashi,JPX ; Arakawa Hiroshi,JPX, Computer system with a reduced number of command end interrupts from auxiliary memory unit and method of reducing the nu.
  5. Kaiya, Norikazu; Onda, Yasuhiro; Kato, Tadaomi, Copying method between logical disks, disk-storage system and its storage medium.
  6. Lee, Charles C.; Yu, I-Kang; Ma, Abraham Chih-Kang; Shen, Ming-Shiang, Data error detection and correction in non-volatile memory devices.
  7. Freeman,William T.; Yerazunis,William S.; Hiatt,Walter A., Data storage with overwrite.
  8. Sinclair,Alan Welsh, Disk acceleration using first and second storage devices.
  9. Tillson John, Disk drive incorporating read-verify after write method.
  10. Thelin, Gregory B., Disk drive using rotational position optimization algorithm to facilitate write verify operations.
  11. Forin, Alessandro; Helander, Johannes, Easily coalesced, sub-allocating, hierarchical, multi-bit bitmap-based memory manager.
  12. Vainsencher,Leonardo; Kiris,Cahide, Error correction cache for flash memory.
  13. Panner Bryan K. ; Hoskins Timothy Lee ; Napolitano Richard, File array communications interface for communicating between a host computer and an adapter.
  14. Marotta, Giulio Giuseppe, Flash memory array structure.
  15. Beck,Chang kyu, Flash memory management method.
  16. Franciscus Hubertus Mutsaers NL, Front implement control.
  17. Rubinson Barry L. (Colorado Springs CO) Gardner Edward A. (Colorado Springs CO) Grace William A. (Colorado Springs CO) Lary Richard F. (Colorado Springs CO) Keck Dale R. (Colorado Springs CO), Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems.
  18. Royer, Jr.,Robert J.; Faber,Robert W.; Garney,John I., Interface for a block addressable mass storage system.
  19. Sinclair,Alan Welsh, Mass storage accelerator.
  20. Kumahara,Chiaki; Shikata,Atsushi; Nakamura,Yasuhiro; Kasai,Hideo; Odate,Hidefumi, Memory card and data processing system.
  21. Kumahara,Chiaki; Shikata,Atsushi; Nakamura,Yasuhiro; Kasai,Hideo; Odate,Hidefumi, Memory card and data processing system.
  22. Tetrick Raymond S., Memory controller and method for clearing or copying memory utilizing register files to store address information.
  23. Short Robert T. ; Parchem John M. ; Cutler David N., Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events.
  24. Franklin, Chris Robert, Method and computer program product to increase I/O write performance in a redundant array.
  25. Thomas, Christopher; Tock, Theron; Ramachandran, Sriram, Method and system for providing secure access to private networks with client redirection.
  26. Trapp, Darren L.; Anand, Sanjaya; Alston, Jerald K., Method and system for quality of service in host bus adapters.
  27. Ballard,Curtis C.; Torrey,Bill; Howe,Colette, Method and system of switching between two or more images of firmware on a host device.
  28. Peled,Noga; Parker,Alex, Method for effective utilizing of shared resources in computerized system.
  29. Guu,Morris; Chen,Yin Guei, Method for partitioning memory mass storage device.
  30. De Wille Eberhard,DEX ; Ulm Michael,DEX, Method for storing and retrieving data in a control system, in particular in a motor vehicle.
  31. Kelleher, Terence M., Method for verifying functional integrity of computer hardware, particularly data storage devices.
  32. Flake,Lance, Methods and structure for error correction in a processor pipeline.
  33. Kim, Jin-Ki; Oh, HakJune; Pyeon, Hong Beom, Modular command structure for memory and memory system.
  34. Langan John A. (Austin TX) Winter Marlan L. (Austin TX) Sibigtroth James M. (Round Rock TX), Queue system having a time-out feature and method therefor.
  35. Hasegawa, Takehiro; Sukegawa, Hiroshi; Saimen, Tamio, Semiconductor memory system with a data copying function and a data copy method for the same.
  36. Dewey,Thomas E., Simplified memory detection.
  37. Yamaguchi Syuji,JPX ; Shiraki Keiichiro,JPX, Static memory device having compatibility with a disk drive installed in an electronic apparatus.
  38. Nashimoto,Kunihiko; Mori,Akihiro, Storage control subsystem for managing logical volumes.
  39. Pierre, Ludovic; Hensgen, Debra, System and method for incorporating previously broadcast content into program recording.
  40. Pierre,Ludovic; Dureau,Vincent; Delpuch,Alain, System and method for recording pushed data.
  41. Day, Michael Norman; Hofstee, Harm Peter; Johns, Charles Ray; Liu, Peichum Peter; Truong, Thuong Quang; Yamazaki, Takeshi, System for asynchronous DMA command completion notification wherein the DMA command comprising a tag belongs to a plurality of tag groups.
  42. Shaeffer, Ian; Hampel, Craig; Wang, Yuanlong; Ware, Fred, System to detect and identify errors in control information, read data and/or write data.
  43. Okin, Kenneth Alan; Moussa, George; Ganapathy, Kumar; Karamcheti, Vijay; Parekh, Rajesh, Systems and apparatus with programmable memory control for heterogeneous main memory.
  44. Pope, Steve; Riddoch, David; Yu, Ching; Roberts, Derek; Chiang, John Mingyung, Transmit completion event batching.
  45. Nguyen,Simon B., Universal memory circuit architecture supporting multiple memory interface options.
  46. Yerazunis,William S.; Leigh,Darren L., Video recording device for a targetable weapon.
  47. Freeman,William T.; Yerazunis,William S.; Hiatt,Walter A., Video recording device responsive to triggering event.
  48. Tee,Boon Kuew; Gan,Wee Kuan, Virtual IDE storage device with PCI express interface.
  49. Tee,Boon Kuew; Gan,Wee Kuan, Virtual IDE storage with PCI express interface.
  50. Eiriksson, Asgeir Thor; Michailidis, Dimitrios; Noureddine, Wael, Virtualizing the operation of intelligent network interface circuitry.

이 특허를 인용한 특허 (22)

  1. Vucinic, Dejan; Guyot, Cyril; Mateescu, Robert; Wang, Qingbo; Bandic, Zvonimir Z.; Chu, Frank R., ACK-less protocol for noticing completion of read requests.
  2. Vucinic, Dejan; Guyot, Cyril; Mateescu, Robert, Acknowledgement-less protocol for solid state drive interface.
  3. Sprinkle, Robert S.; Swing, Andrew T.; Borchers, Albert T., Data storage device capable of recognizing and controlling multiple types of memory chips.
  4. Borchers, Albert T.; Sprinkle, Robert S.; Swing, Andrew T.; Klaus, Jason W., Data storage device having multiple removable memory boards.
  5. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S.; Klaus, Jason W., Data storage device which serializes memory device ready/busy signals.
  6. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S.; Klaus, Jason W., Data storage device with copy command.
  7. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S.; Klaus, Jason W., Data storage device with metadata command.
  8. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S.; Klaus, Jason W., Data storage device with verify on write command.
  9. Vucinic, Dejan; Bandic, Zvonimir Z.; Wang, Qingbo; Guyot, Cyril; Mateescu, Robert; Chu, Frank R., Doorbell-less endpoint-initiated protocol for storage devices.
  10. Vucinic, Dejan; Bandic, Zvonimir Z.; Wang, Qingbo; Guyot, Cyril; Mateescu, Robert; Chu, Frank R., Doorbell-less protocol for solid state drive interface.
  11. Vucinic, Dejan; Bandic, Zvonimir Z.; Guyot, Cyril; Mateescu, Robert; Wang, Qingbo, Doorless protocol having multiple queue read requests in flight.
  12. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S.; Grundler, Grant, Multiple command queues having separate interrupts.
  13. Debbage, Mark; Mutha, Yatin M., Optimized credit return mechanism for packet sends.
  14. Debbage, Mark; Mutha, Yatin M., Optimized credit return mechanism for packet sends.
  15. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S., Partitioning a flash memory data storage device.
  16. Borchers, Albert T.; Swing, Andrew T.; Sprinkle, Robert S., RAID configuration in a flash memory data storage device.
  17. Debbage, Mark; Mutha, Yatin M., Sending packets using optimized PIO write sequences without SFENCES.
  18. Debbage, Mark; Mutha, Yatin M., Sending packets using optimized PIO write sequences without SFENCEs.
  19. Debbage, Mark; Mutha, Yatin M., Sending packets using optimized PIO write sequences without sfences.
  20. Debbage, Mark; Mutha, Yatin M., Sending packets using optimized PIO write sequences without sfences.
  21. Borchers, Albert T.; Gelb, Benjamin S.; Norrie, Thomas J.; Swing, Andrew T., Using a logical to physical map for direct user space communication with a data storage device.
  22. Borchers, Albert T.; Gelb, Benjamin S.; Norrie, Thomas J.; Swing, Andrew T., Using a virtual to physical map for direct user space communication with a data storage device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트