초록 ▼

Disclosed is a circuit arrangement for generating a drive signal for a transistor. In one embodiment, the circuit arrangement includes a control circuit that receives a switching signal, a driver circuit that outputs a drive signal, and at least one transmission channel. The control circuit transmit

Disclosed is a circuit arrangement for generating a drive signal for a transistor. In one embodiment, the circuit arrangement includes a control circuit that receives a switching signal, a driver circuit that outputs a drive signal, and at least one transmission channel. The control circuit transmits, depending on the switching signal for each switching operation of the transistor, switching information and switching parameter information via the transmission channel to the driver circuit. The driver circuit generates the drive signal depending on the switching information and depending on the switching parameter information.

대표청구항 ▼

1. A circuit arrangement for generating a drive signal for a transistor, comprising: a control circuit configured to receive a switching signal;a driver circuit configured to output the drive signal;a transmission channel including a potential barrier;wherein the control circuit is configured to tra

1. A circuit arrangement for generating a drive signal for a transistor, comprising: a control circuit configured to receive a switching signal;a driver circuit configured to output the drive signal;a transmission channel including a potential barrier;wherein the control circuit is configured to transmit, depending on the switching signal for each switching operation of the transistor, switching information and switching parameter information via the transmission channel to the driver circuit; andwherein the driver circuit is configured to generate the drive signal depending on the switching information and depending on the switching parameter information, andwherein the control circuit is configured to transmit the switching information and the switching parameter information temporally successively via the transmission channel. 2. The circuit arrangement of claim 1, wherein the switching parameter information includes switching speed information. 3. The circuit arrangement of claim 1, wherein the control circuit is configured to transmit the switching parameter information within a time window of given duration after transmission of the switching information. 4. The circuit arrangement of claim 3, wherein the duration of the time window is shorter than 100 ns. 5. The circuit arrangement of claim 1, wherein the transmission channel has a transformer. 6. The circuit arrangement of claim 1, wherein the transmission channel has an optocoupler. 7. The circuit arrangement of claim 1, wherein the control circuit is configured to transmit the switching parameter information as a digitally coded data word. 8. A circuit arrangement for generating a drive signal for a transistor, comprising: a control circuit configured to receive a switching signal;a driver circuit configured to output the drive signal;a transmission channel including a potential barrier, between the control circuit and the driver circuit;wherein the control circuit is configured to transmit, depending on the switching signal for each switching operation of the transistor, switching information and switching parameter information via the transmission channel to the driver circuit;wherein the driver circuit is configured to generate the drive signal depending on the switching information and depending on the switching parameter information;wherein the driver circuit is configured to generate a first signal level of the drive signal after receiving the switching information and a second signal level of the drive signal after receiving the switching parameter information, the second signal level being dependent on the switching parameter information; andwherein the control circuit is configured to transmit the switching information and the switching parameter information temporally successively via the transmission channel. 9. The circuit arrangement of claim 8, wherein the first signal level is zero. 10. The circuit arrangement of claim 8, wherein the first signal level corresponds to a previous signal level of the drive signal. 11. A method for generating a drive signal for a transistor, the method for each switching operation of the transistor comprising: providing switching information and switching parameter information through one transmission channel including a potential barrier; andgenerating a first signal level of the drive signal after providing the switching information, and generating a second signal level of the drive signal, the second signal level being dependent on the switching parameter information, after providing the switching parameter information,wherein the switching information and the switching parameter information are provided temporally successively via the one transmission channel. 12. The method of claim 11, wherein the switching parameter information includes switching speed information. 13. The method of claim 11, wherein the first signal level is zero. 14. The method of claim 11, wherein the first signal level corresponds to a previous signal level of the drive signal. 15. A circuit arrangement for generating a drive signal for a transistor, comprising: a control circuit configured to receive a switching signal;a driver circuit configured to output the drive signal; andat least one transmission channel including a potential barrier,wherein the control circuit is configured to transmit, depending on the switching signal for each switching operation of the transistor, switching information and switching parameter information via the transmission channel to the driver circuit,wherein the driver circuit is configured to generate the drive signal depending on the switching information and depending on the switching parameter information,wherein the control circuit is configured to transmit the switching information and the switching parameter information temporally successively, andwherein the transmission channel has one of a transformer and an optocoupler. 16. The circuit arrangement of claim 15, wherein the switching parameter information includes switching speed information. 17. The circuit arrangement of claim 15, wherein the control circuit is configured to transmit the switching parameter information as a digitally coded data word. 18. A circuit arrangement for generating a drive signal for a transistor, comprising: a control circuit configured to receive a switching signal;a driver circuit configured to output the drive signal; andat least one transmission channel including a potential barrier, between the control circuit and the driver circuit,wherein the control circuit is configured to transmit, depending on the switching signal for each switching operation of the transistor, switching information and switching parameter information via the transmission channel to the driver circuit,wherein the driver circuit is configured to generate the drive signal depending on the switching information and depending on the switching parameter information,wherein the driver circuit is configured to generate a first signal level of the drive signal after receiving the switching information and a second signal level of the drive signal after receiving the switching parameter information, the second signal level being dependent on the switching parameter information,wherein the control circuit is configured to transmit the switching information and the switching parameter information temporally successively, andwherein the transmission channel has one of a transformer and an optocoupler. 19. The circuit arrangement of claim 18, wherein the first signal level is zero. 20. The circuit arrangement of claim 18, wherein the first signal level corresponds to a previous signal level of the drive signal.