Metal interconnect structure with a side wall spacer that protects an ARC layer and a bond pad from corrosion and method of forming the metal interconnect structure
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
C23F-001/00
B44C-001/22
H01B-013/00
H01B-005/00
출원번호
US-0714450
(2010-02-27)
등록번호
US-8282846
(2012-10-09)
발명자
/ 주소
Hill, Rodney L.
출원인 / 주소
National Semiconductor Corporation
대리인 / 주소
Conser, Eugene C.
인용정보
피인용 횟수 :
2인용 특허 :
21
초록▼
A metal interconnect structure, which includes a bond pad, an overlying anti-reflective coating layer, an overlying passivation layer, and an opening that exposes a top surface of the bond pad, eliminates corrosion resulting from the anti-reflective layer being exposed to moisture during reliability
A metal interconnect structure, which includes a bond pad, an overlying anti-reflective coating layer, an overlying passivation layer, and an opening that exposes a top surface of the bond pad, eliminates corrosion resulting from the anti-reflective layer being exposed to moisture during reliability testing by utilizing a side wall spacer in the opening that touches the side wall of the passivation layer, the side wall of the anti-reflective coating layer, and the top surface of the bond pad.
대표청구항▼
1. A method for preventing metal corrosion on a bond pad of an integrated circuit device, the method comprising the steps of: applying an anti-reflective coating layer to the bond pad; depositing a passivation layer over the anti-reflective coating layer and etching an aperture through the passivati
1. A method for preventing metal corrosion on a bond pad of an integrated circuit device, the method comprising the steps of: applying an anti-reflective coating layer to the bond pad; depositing a passivation layer over the anti-reflective coating layer and etching an aperture through the passivation layer and the anti-reflective coating layers down to the bond pad, the anti-reflective coating layer aperture having an upper edge, a lower edge, and a sidewall surface extending between the upper edge and the lower edge, the sidewall surface formed during formation of the anti-reflective coating layer aperture and the passivation layer aperture having an upper edge, a lower edge, and a sidewall surface extending between the upper edge and the lower edge, the sidewall surface formed during formation of the passivation layer coating layer aperture; depositing a conformal protective layer to touch the top surface of the passivation layer and line the aperture opening to touch the side wall of the passivation layer, the side wall of the anti-reflective layer and the top surface of the bond pad; and anisotropically etching the conformal protective layer until the center region of the bond pad is exposed, wherein the etching leaves a protective sidewall spacer that covers (i) the sidewall surface of the anti-reflective coating layer aperture, (ii) the sidewall surface of the of the passivation coating layer and (iii) a portion of the bond pad, wherein the side wall spacer has a lower width that is substantially larger than an upper width. 2. The method of claim 1, wherein the etching comprises: performing a mask and etch process to etch a bond pad opening through the passivation layer the anti-reflective coating down to the bond pad. 3. The method of claim 1, wherein the conformal protective layer is from a group that includes nitride, oxynitride, and oxide. 4. The method of claim 1, wherein the side wall spacer protects the sidewall surfaces of the anti-reflective coating layer aperture and the sidewall surfaces of the passivation coating layer from at least one of: a high temperature and a high humidity of the ambient atmosphere associated with subsequent assembly operations of the integrated circuit device. 5. The method of claim 1, wherein the side wall spacer protects the sidewall surface of the anti-reflective and the passivation layer aperture from corrosive materials used in subsequent assembly operations of the integrated circuit device. 6. The method of claim 1, wherein the side wall spacer prevents corrosion of the anti-reflecting coating layer. 7. The method of claim 1, wherein the anti-reflecting coating layer comprises at least one of: titanium nitride, titanium tungsten, titanium tungsten or tantalum nitride. 8. A method for preventing metal corrosion on a bond pad of an integrated circuit device, the method comprising the steps of: applying an anti-reflective coating layer to a the bond pad; depositing a passivation layer over the anti-reflective coating layer; performing a mask and etch process to remove a portion of the anti-reflective coating layer and the passivation layer to create an anti-reflective coating layer aperture and a passivation layer coating layer aperture through the anti-reflective layer and the passivation coatings down to the bond pad, the anti-reflective coating layer aperture having an upper edge, a lower edge and a sidewall surface extending between the upper edge and the lower edge, and the passivation layer aperture having an upper edge, a lower edge, and a sidewall surface extending between the upper edge and the lower edge, the sidewall surface formed during formation of the anti-reflective coating layer and passivation coating layer aperture; depositing a conformal protective layer to touch the top surface of the passivation layer and line the aperture opening to touch the side wall of the passivation layer, the side wall of the anti-reflective layer and the top surface of the bond pad, to seat the sidewall surface of the anti-reflective coating layer aperture and the passivation layer aperture from an ambient atmosphere; and etching an opening through the conformal protective layer down to the bond pad, wherein the etching removes portions of the conformal protective layer that touches the top surface of the bond pad and leaves portions of the conformal protective layer that cover (i) the sidewall surface of the anti-reflective coating layer aperture, (ii) the sidewall surface of the passivation coating layer, and (iii) portions of the bond pad, wherein the remaining conformal protective layer has a lower width that is substantially larger than an upper width. 9. The method of claim 8, wherein the remaining conformal protective layer prevents corrosion of the anti-reflecting coating layer. 10. The method of claim 8, wherein the etching comprises: performing a second mask and etch process to etch a bond pad opening through the conformal protective layer down to the bond pad. 11. The method of claim 8, wherein the bond pad comprises at least one of: aluminum, aluminum silicon, aluminum copper, or aluminum silicon copper. 12. The method of claim 8, wherein the conformal protective layer protects the sidewall surface of the anti-reflective and the passivation coating layers aperture from at least one of: a high temperature and a high humidity of the ambient atmosphere associated with subsequent assembly operations of the integrated circuit device. 13. The method of claim 8, wherein the conformal protective layer protects the sidewall surface of the anti-reflective coating and the passivation coating layers aperture from corrosive materials used in subsequent assembly operations of the integrated circuit device. 14. The method of claim 8, wherein the anti-reflecting coating layer comprises at least one of: titanium nitride, titanium tungsten, titanium tungsten or tantalum nitride 15. A method for preventing metal corrosion on a bond pad of an integrated circuit device, the method comprising the steps of: forming an anti-reflective coating layer over a metal bond pad and a passivation layer over the anti-reflective coating layer, the anti-reflective coating and the passivation layer having an aperture through the anti-reflective coating layer and the passivation layer down to the bond pad, the anti-reflective coating layer aperture having an upper edge, a lower edge, and a sidewall surface extending between the upper edge and the lower edge and the passivation coating layer an aperture having an upper edge, a lower edge, and a sidewall surface extending between the upper edge and the lower edge; depositing a conformal protective layer over the anti-reflective coating layer and directly over the passivation layer to seal the sidewall surfaces of the anti-reflective coating layer and the passivation layer apertures from an ambient atmosphere; and etching an opening through the conformal protective layer down to the bond pad, wherein the etching removes portions of the conformal protective layer that touches the top surface of the bond pad and leaves portions of the conformal protective layer that cover (i) the sidewall surface of the anti-reflective coating layer aperture, (ii) the sidewall surface of the passivation coating layer aperture, and (iii) portions of the bond pad. 16. The method of claim 15, wherein the conformal protective layer prevents corrosion of the anti-reflecting coating layer. 17. The method of claim 15, wherein the etching comprises: performing a mask and etch process to etch a bond pad opening through the conformal protective layer down to the bond pad. 18. The method of claim 15, wherein the bond pad comprises at least one of: aluminum, aluminum silicon, aluminum copper, or aluminum silicon copper. 19. The method of claim 15, wherein the conformal protective layer protects the sidewall surface of the anti-reflective coating and the passivation layer apertures from at least one of: a high temperature and a high humidity of the ambient atmosphere associated with subsequent assembly operations of the integrated circuit device. 20. The method of claim 15, wherein the anti-reflecting coating layer comprises at least one of: titanium nitride, titanium tungsten, titanium tungsten or tantalum nitride.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (21)
Mei Sheng Zhou SG; Sangki Hong SG; Simon Chooi SG, Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects.
Friese, Gerald; Robl, Werner K.; Barth, Hans-Joachim; Brintzinger, Axel, Bond pad structure comprising tungsten or tungsten compound layer on top of metallization level.
Leung Pak K. (Kanata CAX) Emesh Ismail T. (Cumberland CAX), Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an int.
Lee Chung-Kuang,TWX ; Tseng Pin-Nan,TWX, Method of making a multi-layer wiring structure having conductive sidewall etch stoppers and a stacked plug interconnec.
Chang Kenneth (Hopewell Junction NY) Czornyj George (Poughkeepsie NY) Farooq Mukta S. (Hopewell Junction NY) Kumar Ananda H. (Hopewell Junction NY) Pitler Marvin S. (late of Poughkeepsie NY by Peter , Method of making a multilayer thin film structure.
Alain Blosse ; Sanjay Thedki ; Jianmin Qiao ; Yitzhak Gilboa, Method of making metallization and contact structures in an integrated circuit comprising an etch stop layer.
Efland Taylor R. ; Skelton Dale J. ; Mai Quang X. ; Williams Charles E., Plastic encapsulation for integrated circuits having plated copper top surface level interconnect.
Cote William J. (Essex Junction VT) Kenney Donald M. (Shelburne VT) Kerbaugh Michael L. (Burlington VT) Leach Michael A. (Winooski VT) Robinson Jeffrey A. (Essex Junction VT) Sweetser Robert W. (Esse, Process for defining organic sidewall structures.
Abercrombie David A. ; Brownson Rickey S. ; Cherniawski Michael R., Semiconductor component with multi-level interconnect system and method of manufacture.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.