$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Testing a graphical program intended for a programmable hardware element 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/44
출원번호 US-0182863 (2008-07-30)
등록번호 US-8291390 (2012-10-16)
발명자 / 주소
  • Ilic, Kosta
  • Blasig, Dustyn K.
출원인 / 주소
  • National Instruments Corporation
대리인 / 주소
    Meyertons Hood Kivlin Kowert & Goetzel, P.C.
인용정보 피인용 횟수 : 4  인용 특허 : 36

초록

Testing a first graphical program intended for implementation on a programmable hardware element. The first graphical program may be stored. The first graphical program may include a first plurality of nodes connected by lines which visually specify first functionality. The first graphical program m

대표청구항

1. A method for testing a first graphical program intended for implementation on a programmable hardware element comprising: storing the first graphical program in a memory, wherein the first graphical program comprises a first plurality of nodes connected by lines, wherein the first plurality of no

이 특허에 인용된 특허 (36)

  1. Wright Adam, Apparatus and method for generating configuration and test files for programmable logic devices.
  2. Tredennick Harry L. (Los Gatos CA) Van den Bout David E. (Apex NC), Baseboard and daughtercard apparatus for reconfigurable computing systems.
  3. Andrade,Hugo A.; Odom,Brian Keith; Butler,Cary Paul; Peck,Joseph E.; Petersen,Newton G., Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration.
  4. Shinde Hirotake (Kahoku JPX) Sugino Kazuhito (Kahoku JPX) Nakamichi Koji (Kahoku JPX) Matsubara Nozomu (Kahoku JPX) Hikono Atsushi (Kahoku JPX), Digital circuit design assist system for designing hardware units and software units in a desired digital circuit, and m.
  5. Kodosky Jeffrey L ; Shah Darshan ; DeKey Samson ; Rogers Steven, Embedded graphical programming system.
  6. Beenstra Kerry ; Rangasayee Krishna ; Herrmann Alan L., Enhanced embedded logic analyzer.
  7. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  8. Kean Thomas A.,GB6 ITX EH88JQ ; Wilkie William A.,GB6 ITX EH106AP, FPGA with parallel and serial user interfaces.
  9. Kodosky Jeffrey L. (Austin TX) Truchard James J. (Austin TX) MacCrisken John E. (Palo Alto CA), Graphical system for modelling a process and associated method.
  10. Kodosky Jeffrey L. (Austin TX) Truchard James J. (Austin TX) MacCrisken John E. (Palo Alto CA), Graphical system for modelling a process and associated method.
  11. Kodosky Jeffrey L. ; Truchard James J. ; MacCrisken John E., Graphical system for modelling a process and associated method.
  12. Taylor Brad (Oakland CA), Implementation of a selected instruction set CPU in programmable hardware.
  13. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
  14. Kurosaka, Hitoshi, LSI verification method, LSI verification apparatus, and recording medium.
  15. Miller Keith (3490 Poppy St. Long Beach CA 90805), Light weight, self-contained programmable data-acquisition system.
  16. Lawman Gary R. ; Linoff Joseph D. ; Wasson Stephen L., Memory map computer control system for programmable ICS.
  17. McKaskle Greg (Austin TX) Kodosky Jeffrey L. (Austin TX), Method and apparatus for providing attribute nodes in a graphical data flow environment.
  18. Kodosky Jeffrey L. (Austin TX), Method and apparatus for providing autoprobe features in a graphical data flow diagram.
  19. Dangelo Carlos (Los Gatos CA) Watkins Daniel (Los Altos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  20. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  21. Sismilich Robert C. (Rockaway NJ), Method for using interactive computer graphics to control electronic instruments.
  22. Patterson, Cameron D.; Price, Timothy O., Parameterizable and reconfigurable debugger core generators.
  23. Taylor Brad (Oakland CA), Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication.
  24. Ledzius, Robert C.; Flemmons, James L.; Maturo, Lawrence R., Reconfigurable computing system and method and apparatus employing same.
  25. Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Shen Quincy Kun-Hsu ; Sun Richard Yachyang ; Tsai Mike Mon Yen ; Tsay Ren-Song ; Wang Steven, Simulation/emulation system and method.
  26. Devins, Robert J.; Kautzman, Mark E.; Mahler, Kenneth A.; Mitchell, William E., Simulator-independent system-on-chip verification methodology.
  27. Rogers,Steven W.; Kodosky,Jeffrey L., System and method for analyzing a graphical program using debugging graphical programs.
  28. Kodosky Jeffrey L. ; Andrade Hugo ; Odom Brian K. ; Butler Cary P., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  29. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Mihal, Andrew, System and method for converting graphical programs into hardware implementations which utilize probe insertion.
  30. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G., System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects.
  31. Thomsen Carsten ; Kodosky Jeffrey L., System and method for providing audio probe and debugging features in a graphical data flow program.
  32. Pauna Mark R., System and method for simulation of integrated hardware and software components.
  33. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
  34. Panchul Yuri V. ; Soderman Donald A. ; Coleman Denis R., System for converting hardware designs in high-level programming language to hardware implementations.
  35. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.
  36. Cifra, Christopher G., Virtual testing in a development environment.

이 특허를 인용한 특허 (4)

  1. Takahashi, Ryohei; Saha, Shoumen; Hjelmstad, John; Kobrin, Alan; Horowitz, Michael; Raman, Sanjay, Administrator configurable gadget directory for personalized start pages.
  2. Saha, Shoumen; Yang, Jun; Shieh, Jesse; Snitow, Jon, Configuring a content document for users and user groups.
  3. Valdez, Julian G.; Weidman, Benjamin R.; Blasig, Dustyn K., Debugging parallel graphical program code.
  4. Sah, Adam; Parker, Dylan; Rohrs, Christopher H.; Ewing, Jessica, Module specification for a module to be incorporated into a container document.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로