IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0452419
(2008-06-24)
|
등록번호 |
US-8314764
(2012-11-20)
|
우선권정보 |
KR-10-2007-0065140 (2007-06-29) |
국제출원번호 |
PCT/KR2008/003595
(2008-06-24)
|
§371/§102 date |
20091224
(20091224)
|
국제공개번호 |
WO2009/005239
(2009-01-08)
|
발명자
/ 주소 |
- Kim, Byung-Doo
- Park, Hee-Jong
- No, Ju-Young
- Lee, Sang-Hoon
|
출원인 / 주소 |
|
대리인 / 주소 |
Lexyoume IP Meister, PLLC.
|
인용정보 |
피인용 횟수 :
4 인용 특허 :
0 |
초록
▼
An amplifying circuit of a display device including a plurality of pixels includes an input unit, a bias unit, and an output unit. The input unit is coupled between a first power source for supplying a first voltage and a second power source for supplying a second voltage, receives a first input sig
An amplifying circuit of a display device including a plurality of pixels includes an input unit, a bias unit, and an output unit. The input unit is coupled between a first power source for supplying a first voltage and a second power source for supplying a second voltage, receives a first input signal and a second input signal, and is controlled by the first and second input signals. The bias unit receives a bias voltage for operating the input unit, and includes a first node and a second node controllable by the input unit. The output unit applies an output voltage to a pixel by using a first output transistor turned on/off by a signal applied to the first node and a second output transistor turned on/off by a signal applied to the second node, and the first output transistor is a different type to the second output transistor. In this instance, the input unit includes a first input transistor having a first terminal coupled to a first power source and being turned on/off by a first input signal and a second input transistor of the same type as the first input transistor, having a first terminal coupled to the first power source, and being turned on/off by a second input signal. The bias unit includes a first transistor controllable by the on/off state of the first input transistor and a second transistor controllable by the on/off state of the second input transistor.
대표청구항
▼
1. An amplifying circuit for a liquid crystal display including a plurality of pixels, the amplifying unit comprising: an input unit, coupled between a first power source for supplying a first voltage and a second power source for supplying a second voltage, receiving a first input signal and a seco
1. An amplifying circuit for a liquid crystal display including a plurality of pixels, the amplifying unit comprising: an input unit, coupled between a first power source for supplying a first voltage and a second power source for supplying a second voltage, receiving a first input signal and a second input signal, and being controllable by the first and second input signals;a bias unit receiving a bias voltage for operating the input unit, and including a first node and a second node controlled by the input unit; andan output unit for applying an output voltage to a selected pixel by using a first output transistor being turned on/off according to a signal applied to the first node and a second output transistor being turned on/off according to a signal applied to the second node, the second output transistor being different from the first output transistor,wherein the input unit includes: a first input transistor having a first terminal coupled to the first power source and being turned on/off according to the first input signal; anda second input transistor having a first terminal coupled to the first power source and being turned on/off according to the second input signal, the second input transistor being the same type as the first input transistor, wherein the bias unit includes:a first transistor controlled by the on/off state of the first input transistor; anda second transistor controlled by the on/off state of the second input transistor,wherein the bias unit includes: a third transistor having a first terminal coupled to a first terminal of the first transistor and being turned on/off according to a third bias voltage;a fourth transistor having a first terminal coupled to the first terminal of the first transistor and being turned on/off according to a fourth bias voltage;a fifth transistor having a first terminal coupled to a first terminal of the second transistor and being turned on/off according to the third bias voltage;a sixth transistor having a first terminal coupled to the first terminal of the second transistor and being turned on/off according to the fourth bias voltage;a seventh transistor having (a) a first terminal coupled to a second terminal of the third transistor and also to a second terminal of the fourth transistor, and (b) a second terminal coupled to the second power source; andan eighth transistor having (a) a gate electrode coupled to a gate electrode of the seventh transistor and (b) a first terminal coupled to a second terminal of the fifth transistor and also to a second terminal of the sixth transistor, andwherein the output voltage is applied to the input unit, such that one of the first and second input signals is equivalent to the output voltage. 2. The amplifying circuit of claim 1, wherein a period for charging the output voltage in the selected pixel and a period for discharging the output voltage charged in the selected pixel are symmetrically controlled by using the first and second output transistors. 3. The amplifying circuit of claim 1, wherein the first voltage is a power source voltage VDD,the second voltage is a ground voltage VSS, andthe output voltage is a first output voltage that is greater than a common voltage by a predetermined level. 4. The amplifying circuit of claim 3, wherein when a voltage level of the first input signal is greater than a voltage level of the second input signal, a voltage level of the signal applied to the first node is reduced to turn on the first output transistor, and the selected pixel is charged with the first output voltage through the first output transistor. 5. The amplifying circuit of claim 4, wherein when the voltage level of the first input signal is less than the voltage level of the second input signal, a voltage level of the signal applied to the second node is increased to turn on the second output transistor, and the first output voltage charged in the selected pixel is discharged through the second output transistor. 6. The amplifying circuit of claim 1, wherein the first voltage is a ground voltage VSS,the second voltage is a power source voltage VDD, andthe output voltage is a second output voltage that is less than a common voltage by a predetermined level. 7. The amplifying circuit of claim 6, wherein when a voltage level of the first input signal is less than a voltage level of the second input signal, a voltage level of the signal applied to the first node is increased to turn on the first output transistor, and the second output voltage charged in the selected pixel is discharged through the first output transistor. 8. The amplifying circuit of claim 7, wherein when the voltage level of the first input signal is greater than the voltage level of the second input signal, a voltage level of the signal applied to the second node is reduced to turn on the second output transistor, and the second output voltage is charged in the selected pixel through the second output transistor. 9. The amplifying circuit of claim 1, wherein a gate electrode of the first output transistor is coupled to the first node between the first terminal of the second transistor and the first terminals of the fifth and sixth transistors, anda gate electrode of the second output transistor is coupled to the second node between the second terminals of the fifth and the sixth transistors and the first terminal of the eighth transistor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.