초록 ▼

A time aligning circuit includes a plurality of buffers, a plurality of delay selectors, a plurality of adjustment symbol generators, and a controller. Each buffer receives an ordered set on a corresponding lane. Each delay selector delays an output of the ordered set of the corresponding buffer. Ea

A time aligning circuit includes a plurality of buffers, a plurality of delay selectors, a plurality of adjustment symbol generators, and a controller. Each buffer receives an ordered set on a corresponding lane. Each delay selector delays an output of the ordered set of the corresponding buffer. Each adjustment symbol generator outputs an adjustment symbol or the output received from the corresponding delay selector according to an adjustment control signal. When an initial symbol of a designated delay selector is detected but initial symbols of other delay selectors are not received yet, the controller generates the delay control signal to the designated delay selector and generates the adjustment control signal to control a designated adjustment symbol generator corresponding to the designated delay selector in order to output one adjustment symbol until initial signals of all delay selectors are detected.

대표청구항 ▼

1. A time aligning circuit for aligning a data transmission timing of a plurality of lanes, comprising: a plurality of buffers, respectively coupled to the plurality of lanes, wherein each buffer is used for receiving ordered sets transmitted on the corresponding lane;a plurality of delay selectors,

1. A time aligning circuit for aligning a data transmission timing of a plurality of lanes, comprising: a plurality of buffers, respectively coupled to the plurality of lanes, wherein each buffer is used for receiving ordered sets transmitted on the corresponding lane;a plurality of delay selectors, respectively coupled to the plurality of buffers, wherein each delay selector is used for delaying an output of the ordered sets of the corresponding buffer according to a delay control signal;a plurality of adjustment symbol generators, respectively coupled to the plurality of delay selectors, wherein each adjustment symbol generator is used for outputting an adjustment symbol or for outputting the output received from the corresponding delay selector according to an adjustment control signal; anda control unit, coupled to the plurality of delay selectors and the plurality of adjustment symbols generators, for generating the delay control signal and the adjustment control signal, the control unit comprising: an initial symbol detector, coupled to the plurality of delay selectors, for detecting an initial symbol of the ordered sets outputted from the plurality of delay selectors; anda determining unit, coupled to the initial symbol detector, the plurality of delay selectors, and the plurality of adjustment symbol generators;wherein when an initial symbol of the ordered sets outputted by a designated delay selector is detected but initial symbols of the ordered sets outputted by other delay selectors are not received yet, the determining unit generates the delay control signal to the designated delay selector and generates the adjustment control signal to control a designated adjustment symbol generator corresponding to the designated delay selector in order to output one adjustment symbol until the initial signals of the ordered sets outputted by all delay selectors are detected. 2. The time aligning circuit of claim 1, wherein the plurality of lanes are coupled to a plurality of elastic buffers, respectively; and control unit further comprises an adjustment symbol detector coupled to the plurality of delay selectors, for detecting whether each elastic buffer adjusts the adjustment symbol in the ordered sets; when the adjustment symbol detector detects that a designated elastic buffer corresponding to a designated lane increases an adjustment symbol to the ordered sets of a corresponding initial symbol of the designated lane, the determining unit controls the adjustment symbol generators corresponding to the other lanes to output an adjustment symbol; and when the adjustment symbol detector detects that the designated elastic buffer decreases an adjustment symbol from the ordered sets of the corresponding initial symbol of the designated lane, the determining unit controls a designed adjustment symbol generator corresponding to the designated lane to output an adjustment symbol. 3. The time aligning circuit of claim 2, wherein the control unit further accumulates counts of delay control signals generated by a plurality of designated delay selectors so as to generate a plurality of accumulated values; and after the control unit aligns the data transmission timing of the plurality of lanes, the determining unit subtracts an offset from the plurality of accumulated values to generate a plurality of modified accumulated values, respectively, and updates the plurality of delay control signals outputted to the plurality of designated delay selectors according to the plurality of modified accumulated values. 4. The time aligning circuit of claim 1, wherein the control unit further accumulates counts of delay control signals generated by a plurality of designated delay selectors so as to generate a plurality of accumulated values; and after the control unit aligns the data transmission timing of the plurality of lanes, the determining unit subtracts an offset from the plurality of accumulated values to generate a plurality of modified accumulated values, respectively, and updates the plurality of delay control signals outputted to the plurality of designated delay selectors according to the plurality of modified accumulated values. 5. The time aligning circuit of claim 1, wherein the initial symbol is a COM symbol of PCI-Express, and the adjustment symbol is a SKP symbol of PCI-Express. 6. A time aligning method for aligning a data transmission timing of a plurality of lanes, comprising the following steps: receiving ordered sets transmitted on each lane;detecting an initial symbol of the ordered sets received by the plurality of lanes; andwhen an initial symbol of the ordered sets on a designated lane is detected but initial symbols of the ordered sets on the other lanes are not received yet, generating a delay control signal to delay an output of the ordered sets received from the lanes and generating an adjustment control signal to control a designated adjustment symbol generator corresponding to the designated lane to output one adjustment symbol until the initial signals of the ordered sets on all lanes are detected. 7. The time aligning method of claim 6, wherein the plurality of lanes are coupled to a plurality of elastic buffers, respectively; and the method further comprises: detecting whether each elastic buffer adjusts the adjustment symbol in the ordered sets;when detecting that a designated elastic buffer corresponding to a designated lane increases an adjustment symbol to the ordered sets of a corresponding initial symbol of the designated lane, controlling the adjustment symbol generators corresponding to the other lanes to output an adjustment symbol; andwhen detecting that the elastic buffer decreases an adjustment symbol from the ordered sets of the corresponding initial symbol of the designated lane, controlling a designed adjustment symbol generator corresponding to the designated lane to output an adjustment symbol. 8. The time aligning method of claim 7, further comprising: accumulating counts of delay control signals generated for a plurality of designated lanes so as to generate a plurality of accumulated values; andafter the data transmission timing of the plurality of lanes is aligned, subtracting an offset from the plurality of accumulated values to generate a plurality of modified accumulated values, respectively, and updating the plurality of delay control signals outputted to the plurality of designated lanes according to the plurality of modified accumulated values. 9. The time aligning method of claim 6, further comprising: accumulating counts of delay control signals generated for a plurality of designated lanes so as to generate a plurality of accumulated values; andafter the data transmission timing of the plurality of lanes is aligned, subtracting an offset from the plurality of accumulated values to generate a plurality of modified accumulated values, respectively, and updating the plurality of delay control signals outputted to the plurality of designated lanes according to the plurality of modified accumulated values. 10. The time aligning method of claim 6, wherein the initial symbol is a COM symbol of PCI-Express, and the adjustment symbol is a SKP symbol of PCI-Express.