IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0761805
(2010-04-16)
|
등록번호 |
US-8361900
(2013-01-29)
|
발명자
/ 주소 |
- Pan, Shing-Chyang
- Kuo, Han-Hsin
- Ko, Chung-Chi
- Hsieh, Ching-Hua
|
출원인 / 주소 |
- Taiwan Semiconductor Manufacturing Company, Ltd.
|
인용정보 |
피인용 횟수 :
15 인용 특허 :
6 |
초록
A copper interconnect includes a copper layer formed in a dielectric layer. A liner is formed between the copper layer and the dielectric layer. A barrier layer is formed at the boundary between the liner and the dielectric layer. The barrier layer is a metal oxide.
대표청구항
▼
1. A method, comprising: forming a dielectric layer overlying a substrate;forming an opening in the dielectric layer;forming a seed layer overlying the opening;filling a conductive layer in the opening; andperforming a thermal process to cause a metal in the seed layer to diffuse to the dielectric l
1. A method, comprising: forming a dielectric layer overlying a substrate;forming an opening in the dielectric layer;forming a seed layer overlying the opening;filling a conductive layer in the opening; andperforming a thermal process to cause a metal in the seed layer to diffuse to the dielectric layer and react with carbon or nitrogen in the dielectric layer to form a metal oxide barrier layer underlying the conductive layer, wherein the metal oxide barrier layer contains carbon or nitrogen. 2. The method of claim 1, wherein the metal oxide barrier layer is formed between the seed layer and the dielectric layer. 3. The method of claim 1, wherein: the substrate is a semiconductor substrate; andthe seed layer is a copper alloy seed layer. 4. The method of claim 3, wherein the metal oxide barrier layer has a ratio by weight of carbon to silicon about equal to or greater than 0.5 or a ratio by weight of nitrogen to silicon about equal to or greater than 0.3. 5. The method of claim 1, wherein the dielectric layer is a carbon-containing and nitrogen-containing dielectric layer. 6. The method of claim 5, wherein the dielectric layer has a ratio by weight of carbon to silicon about equal to or greater than 0.5 and a ratio by weight of nitrogen to silicon about equal to or greater than 0.3. 7. The method of claim 1, further comprising: forming a liner overlying sidewalls of the opening, wherein the liner contains at least one of carbon, nitrogen or a combination thereof. 8. The method of claim 7, wherein the liner has a thickness ranging between about 5 angstroms and about 50 angstroms. 9. The method of claim 1, further comprising: performing a treatment to the substrate to incorporate carbon, nitrogen or a combination thereof in sidewalls of the opening. 10. The method of claim 9, wherein the treatment comprises at least one of a thermal process, a plasma process or an implantation process. 11. The method of claim 10, wherein the thermal process is performed under carbon-containing and/or nitrogen-containing ambient at a temperature ranging between about 100° C. and about 400° C. 12. The method of claim 10, wherein the plasma process is performed by using at least one of CO2, NH3, N2, CN, CxHy or a combination thereof. 13. The method of claim 1, wherein the seed layer is a copper metal alloy layer comprising at least one of manganese (Mn), Aluminum (Al), or a combination thereof. 14. The method of claim 1, wherein the metal oxide barrier layer comprises at least one of a MnxOy layer, a MnSiaOb layer, or a combination thereof. 15. A method, comprising: forming a dielectric layer overlying a semiconductor substrate;forming an opening in the dielectric layer;forming a liner overlying the opening in the dielectric layer;forming a seed layer overlying the liner;filling a conductive layer in the opening; andperforming a thermal process to cause a metal in the seed layer to diffuse, through the liner, to the dielectric layer and react with carbon or nitrogen in the dielectric layer to form a metal oxide barrier layer underlying the conductive layer, wherein the metal oxide barrier layer contains carbon or nitrogen. 16. The method of claim 15, wherein the liner is formed by performing a treatment to the substrate. 17. The method of claim 15, wherein the liner is formed by performing a thermal treatment to the substrate under at least one of a carbon-containing ambient or a nitrogen-containing ambient. 18. The method of claim 15, wherein the liner is formed by performing a plasma treatment on the substrate by using at least one of CO2, NH3, N2, CN, CxHy or combinations thereof. 19. The method of claim 15, wherein the liner has a ratio by weight of carbon to silicon about equal to or greater than 0.5 or a ratio by weight of nitrogen to silicon about equal to or greater than 0.3. 20. The method of claim 15, wherein the liner is at least one of silicon carbide (SiC), silicon carbon nitride (SiCN), silicon oxycarbide (SiCO), silicon nitride (SiN), silicon oxycarbide nitride (SiCON) or a combination thereof. 21. The method of claim 15, wherein the liner is deposited by at least one of chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD) or plasma enhanced CVD (PECVD). 22. The method of claim 21, further comprising performing a plasma etching to the substrate to remove overhangs of the liner and portions of the liner formed on a bottom of the opening. 23. The method of claim 15, wherein the metal oxide barrier layer is formed between the seed layer and the dielectric layer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.