A resistive memory device includes a first electrode; a second electrode having a polycrystalline semiconductor layer that includes silicon; a non-crystalline silicon structure provided between the first electrode and the second electrode. The first electrode, second electrode and non-crystalline si
A resistive memory device includes a first electrode; a second electrode having a polycrystalline semiconductor layer that includes silicon; a non-crystalline silicon structure provided between the first electrode and the second electrode. The first electrode, second electrode and non-crystalline silicon structure define a two-terminal resistive memory cell.
대표청구항▼
1. A memory device having a crossbar array, the memory device comprising: a first array of first electrodes extending along a first direction;a second array of second electrodes extending along a second direction, each second electrode having a polycrystalline semiconductor layer including silicon;a
1. A memory device having a crossbar array, the memory device comprising: a first array of first electrodes extending along a first direction;a second array of second electrodes extending along a second direction, each second electrode having a polycrystalline semiconductor layer including silicon;a non-crystalline silicon structure provided between the first electrode and the second electrode at an intersection defined by the first array and the second array,wherein each intersection of the first array and the second array defines a two-terminal resistive memory cell,wherein the first array of the first electrodes are provided over the non-crystalline silicon structure, and the second array of the second electrodes are provided below the non-crystalline silicon structure, andwherein the first array of the first electrodes include silver, the non-crystalline silicon structure includes amorphous silicon, and the second array of the second electrodes includes polycrystalline silicon-germanium. 2. The memory device of claim 1, wherein the non-crystalline silicon structure includes amorphous silicon, and the polycrystalline semiconductor layer includes a polycrystalline silicon-germanium. 3. The memory device of claim 1, wherein the non-crystalline silicon structure comprises a nanoscale pillar having a diameter in the range of about 0.1 to 200 nanometers. 4. The memory device of claim 1, wherein the polycrystalline silicon-germanium comprises at least 60% Ge. 5. The memory device of claim 1, wherein the polycrystalline silicon-germanium comprises at least 70% Ge, and wherein the polycrystalline silicon-germanium is formed by using a deposition temperature of no more than 450° C. 6. The memory device of claim 1, wherein the polycrystalline silicon-germanium is deposited at a temperature of about 400° C. 7. The memory device of claim 1, wherein the polycrystalline silicon-germanium is doped with boron with doping concentration is greater than 1E20/cm3. 8. The memory device of claim 1, wherein the polycrystalline semiconductor layer includes a compound semiconductor layer. 9. The memory device of claim 1, wherein the two-terminal resistive memory cell is configured to turn ON when a program voltage is applied to the first electrode and turn OFF when an erase voltage is applied to the first electrode, and wherein the two-terminal resistive memory cell is a memory cell that uses a switching medium whose resistance can be controlled by applying electrical signal without ferroelectricity, magnetization and phase change of the switching medium. 10. The memory device of claim 9, wherein the program voltage is within a range of 1 to 4 volts and the erase voltage is within a range of −1 to −4 volts. 11. The memory device of claim 10, wherein the program voltage is between 1 volt to 2 volts and the erase voltage is between −1 volt to −2 volts. 12. A resistive memory device, comprising: a first electrode;a second electrode having a polycrystalline semiconductor layer that includes silicon;a non-crystalline silicon structure provided between the first electrode and the second electrode,wherein the first electrode, second electrode and non-crystalline silicon structure define a two-terminal resistive memory cell,wherein the non-crystalline silicon structure includes amorphous silicon, and the polycrystalline semiconductor layer includes a polycrystalline silicon-germanium. 13. The memory device of claim 12, wherein the first electrode includes silver material. 14. The memory device of claim 12, wherein the non-crystalline silicon structure includes amorphous silicon, and the second electrode includes polycrystalline silicon-germanium. 15. The memory device of claim 12, wherein the polycrystalline silicon-germanium comprises at least 60% Ge. 16. The memory device of claim 12, wherein the polycrystalline silicon-germanium comprises least 70% Ge, and wherein the polycrystalline silicon-germanium is formed by using a deposition temperature of no more than 450° C. 17. The memory device of claim 14, wherein the polycrystalline silicon-germanium is formed by using a deposition temperature of about 400° C. 18. A method for fabricating a resistive memory device, the method comprising: providing a substrate;forming a bottom electrode over the substrate, the bottom electrode including a polycrystalline semiconductor layer that includes silicon;forming a switching medium over the bottom electrode, the switching medium defining a region wherein a filament is to be formed when a program voltage is applied; andforming a top electrode over the switching medium, the top electrode configured to provide at least part of metal particles needed to form the filament in the region defined in the switching medium, andwherein the bottom electrode includes a p-type polycrystalline silicon-germanium. 19. The method of claim 18, wherein the top electrode includes silver material. 20. The method of claim 18, wherein the p-type polycrystalline silicon-germanium is the polycrystalline semiconductor layer. 21. The method of claim 18, wherein the polycrystalline silicon-germanium comprises at least 60% Ge. 22. The method of claim 18, wherein the polycrystalline silicon-germanium comprises at least 70% Ge, and wherein the polycrystalline silicon-germanium is deposited at a temperature of no more than 450° C. 23. The method of claim 18, wherein the polycrystalline silicon-germanium is deposited at a temperature of about 400° C.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (86)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
Bethune, Donald S; Gopalakrishnan, Kailash; Kellock, Andrew J; Shenoy, Rohit S; Virwani, Kumar R, Low temperature BEOL compatible diode having high voltage margins for use in large arrays of electronic components.
Gee, Harry Yue; Maxwell, Steven Patrick; Vasquez, Jr., Natividad; Clark, Mark Harold, Methods for fabricating resistive memory device switching material using ion implantation.
Herner, Scott Brad; Vasquez, Natividad, Selective removal method and structure of silver in resistive switching device for a non-volatile memory device.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.