Method and apparatus for dynamic allocation of processing resources
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-009/46
G06F-015/16
G06F-015/76
출원번호
US-0190253
(2011-07-25)
등록번호
US-8381223
(2013-02-19)
발명자
/ 주소
Van Dyke, Korbin
Campbell, Paul W
Van Dyke, Don A.
Alasti, Ali
Purcell, Stephen C.
출원인 / 주소
Van Dyke, Korbin
인용정보
피인용 횟수 :
1인용 특허 :
31
초록▼
A method and apparatus for dynamic allocation of processing resources and tasks, including multimedia tasks. Tasks are queued, available processing resources are identified, and the available processing resources are allocated among the tasks. The available processing resources are provided with fun
A method and apparatus for dynamic allocation of processing resources and tasks, including multimedia tasks. Tasks are queued, available processing resources are identified, and the available processing resources are allocated among the tasks. The available processing resources are provided with functional programs corresponding to the tasks. The tasks are performed using available processing resources to produce resulting data, and the resulting data is passed to an input/output device.
대표청구항▼
1. An apparatus comprising: a plurality of homogeneous processors in an integrated circuit coupled to a bus in the integrated circuit;an input/output interface coupled to the bus;a plurality of input/output devices coupled to the input/output interface, the plurality of processors configured to proc
1. An apparatus comprising: a plurality of homogeneous processors in an integrated circuit coupled to a bus in the integrated circuit;an input/output interface coupled to the bus;a plurality of input/output devices coupled to the input/output interface, the plurality of processors configured to process program code configured to perform a plurality of tasks, the program code comprising: program code configured to cause a first portion of the plurality of processors to interact with a first input/output device of the plurality of input/output devices;program code configured to cause a second portion of the plurality of processors to interact with a second input/output device of the plurality of input/output devices;program code configured to convert a task of the plurality of tasks expressed using a first instruction set to an equivalent task expressed using a second instruction set, wherein the second portion of the plurality of processors implements the second instruction set;wherein the first portion of the plurality of processors provides functionality as found in a first application-specific subsystem and wherein the first input/output device is the first application-specific subsystem;wherein the second portion of the plurality of processors provide functionality as found in a second application-specific subsystem and wherein the second input/output device is the second application-specific subsystem;wherein the second portion of the plurality of processors are configured to execute a first instruction of the first instruction set and a second instruction of the second instruction set; andkernel program code configured to dynamically allocate the processing of the program code among the plurality of processors without regard to a processor mode. 2. The apparatus of claim 1, wherein the first instruction and the second instruction share an identical bit pattern, but perform different operations. 3. The apparatus of claim 1, wherein the first instruction set is a x86 instruction set. 4. The apparatus of claim 1, wherein a task is at least one of x86 processing, graphic image processing, video processing, audio processing, and communication processing. 5. The apparatus of claim 1, wherein the plurality of processors are configured to receive an initial data from at least one of the plurality of input/output devices. 6. The apparatus of claim 1, wherein the plurality of processors are configured to pass a resulting data to at least one of the plurality of input/output devices. 7. The apparatus of claim 6, further comprising: an intermediary device coupled to at least one of the plurality of input/output devices, wherein the passing further comprises passing the resulting data through the intermediary device. 8. The apparatus of claim 7, wherein the plurality of processors are further configured to automatically adapt to a reallocation of the available processing resources among the tasks. 9. The apparatus of claim 6, further comprising: a mixed-signal device,wherein the passing the resulting data to at least one of the plurality of input/output devices further comprises passing the resulting data to the mixed-signal device. 10. An apparatus comprising: a plurality of homogeneous processors coupled to a bus in the apparatus;an input/output interface coupled to the bus;a plurality of input/output devices coupled to the input/output interface, the plurality of processors configured to process program code configured to perform a plurality of tasks, the program code comprising: program code configured to cause a first portion of the plurality of processors to interact with a first input/output device of the plurality of input/output devices;program code configured to cause a second portion of the plurality of processors to interact with a second input/output device of the plurality of input/output devices;program code configured to convert a task of the plurality of tasks expressed using a first instruction set to an equivalent task expressed using a second instruction set, wherein the second portion of the plurality of processors implements the second instruction set;wherein the first portion of the plurality of processors provides functionality as found in a first application-specific subsystem and wherein the first input/output device is the first application-specific subsystem;wherein the second portion of the plurality of processors provide functionality as found in a second application-specific subsystem and wherein the second input/output device is the second application-specific subsystem;wherein the second portion of the plurality of processors are configured to execute a first instruction of the first instruction set and a second instruction of the second instruction set; andkernel program code configured to dynamically allocate the processing of the program code among the plurality of processors without regard to a processor mode. 11. The apparatus of claim 10, wherein the first instruction and the second instruction share an identical bit pattern, but perform different operations. 12. The apparatus of claim 10, wherein the first instruction set is a x86 instruction set. 13. The apparatus of claim 10, wherein a task is at least one of x86 processing, graphic image processing, video processing, audio processing, and communication processing. 14. The apparatus of claim 10, wherein the plurality of processors are configured to receive an initial data from at least one of the plurality of input/output devices. 15. The apparatus of claim 10, wherein the plurality of processors are configured to pass a resulting data to at least one of the plurality of input/output devices. 16. The apparatus of claim 15, further comprising: an intermediary device coupled to at least one of the plurality of input/output devices, wherein the passing further comprises passing the resulting data through the intermediary device. 17. The apparatus of claim 16, wherein the plurality of processors are further configured to automatically adapt to a reallocation of the available processing resources among the tasks. 18. The apparatus of claim 15, further comprising: a mixed-signal device,wherein the passing the resulting data to at least one of the plurality of input/output devices further comprises passing the resulting data to the mixed-signal device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (31)
John C. Sinibaldi ; Himanshu Parikh ; Veerbhadra S. Kulkarni ; David A. Frye ; Gary L. Turbeville, Adaptive method and apparatus for allocation of DSP resources in a communication system.
Rabinovich Michael, Computer system having a plurality of resources and utilizing a selection mechanism to select the resources based upon historical loading.
Van Dyke, Korbin; Campbell, Paul W; Van Dyke, Don A.; Alasti, Ali; Purcell, Stephen C., Method and apparatus for dynamic allocation of processing resources.
Van Dyke, Korbin; Campbell, Paul; Van Dyke, Don A.; Alasti, Ali; Purcell, Stephen C., Method and apparatus for dynamic allocation of processing resources.
Guyer James M. (Marlboro MA) Epstein David I. (Framingham MA) Keating David L. (Holliston MA) Anderson Walker (Arlington MA) Veres James E. (Framingham MA) Kimmens Harold R. (Hudson MA), Method and apparatus for enhancing the operation of a data processing system.
Combs, Charles; Gold, Jeffrey; Mair, Brian; Pedersen, David; Schear, David, Method and system for contention controlled data exchange in a distributed network-based resource allocation.
Fitch Blake G. (New Rochelle NY) Giampapa Mark E. (Irvington NY), Method and system for process scheduling from within a current context and switching contexts only when the next schedul.
Kisor Greg, Method and system including a central computer that assigns tasks to idle workstations using availability schedules and computational capabilities.
Frankel Robert E. (Santa Barbara CA) Lindsay David M. (Santa Barbara CA) Russo David A. (Santa Barbara CA) Wong David Y. (Santa Barbara CA), Real-time operating system and virtual digital signal processor for the control of a digital signal processor.
Stefaniak, Joseph Peter; Wilson, Philip Douglas, System and method for assigning processes to specific CPU's to increase scalability and performance of operating systems.
Baker Robert G. (Delray Beach FL) Eduartez Jose A. (Miami Beach FL) Huynh Duy Q. (Boca Raton FL) Swingle Paul R. (Delray Beach FL) Yong Suksoon (Boca Raton FL), System and method for efficiently loading and removing selected functions on digital signal processors without interrupt.
Deng, Yuefan; Engel, Stephen J.; Giustozzi, Joseph; O'Brien, Thomas O., System for balance distribution of requests across multiple servers using dynamic metrics.
Carmon Donald Edward ; Crouse William George ; Ware Malcolm Scott, System for controlling task execution in a host processor based upon the maximum DMA resources available to a digital si.
Im, Chae Seok; Lee, Seung Won; Lee, Shi Hwa; Lee, Jae Don; Jeong, Min Kyu, Activating and deactivating Operating System (OS) function based on application type in manycore system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.