$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/00
출원번호 US-0997530 (2001-11-30)
등록번호 US-8412915 (2013-04-02)
발명자 / 주소
  • Master, Paul L.
  • Smith, Stephen J.
  • Watson, John
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Nixon Peabody LLP
인용정보 피인용 횟수 : 1  인용 특허 : 83

초록

The present invention concerns configuration of a new category of integrated circuitry for adaptive or reconfigurable computing. The preferred adaptive computing engine (ACE) IC includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heter

대표청구항

1. A system for adaptive configuration, the system comprising: a memory adapted to store configuration information including a first configuration information and a second configuration information;a first computational unit having a configurable basic architecture including a first plurality of het

이 특허에 인용된 특허 (83)

  1. Glier Michael T. (Chepachet RI) Cole John (Northboro MA) Laird Mark (Milford MA), Adaptive classifier having multiple subnetworks.
  2. David Lee TW; Cheng-Wang Huang TW, Apparatus and method for serial data communication between plurality of chips in a chip set.
  3. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  4. Robert Fu ; David D. Eaton ; Kevin K. Yee ; Andrew K. Chan, Architecture for field programmable gate array.
  5. Estes Mark D., Associative network method and apparatus.
  6. Isfeld Mark S. ; Mallory Tracy D. ; Mitchell Bruce W. ; Seaman Michael J. ; Arunkumar Nagaraj, Bridge/router architecture for high performance scalable networking.
  7. Martin Bryan R. ; Barraclough Keith, Communication interface between remote transmission of both compressed video and other data and data exchange with local peripherals.
  8. Webb Richard F. (Baltimore MD), Complex arithmetic vector processor for performing control function, scalar operation, and set-up of vector signal proce.
  9. Baldwin David R. (Weybridge GBX), Computer system with clock shared between processors executing separate instruction streams.
  10. Brian C. Faith ; Thomas Oelsner GB; Gary N. Lai, Configurable computational unit embedded in a programmable device.
  11. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  12. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
  13. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
  14. Brewer Eric A. (Granada Hills CA) Chong Frederic T. (Cambridge MA), Construction of hierarchical networks through extension.
  15. Segal, Oren; Avital, Yaniv; Moshe, Moshe; Reshef, Ehud, Data transfer scheme in a communications system incorporating multiple processing elements.
  16. L'Ecuyer Brian Peter, Determining thresholds and wrap-around conditions in a first-in-first-out memory supporting a variety of read and write transaction sizes.
  17. Langhammer, Martin; Starr, Gregory; Hwang, Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
  18. Gandhi Prashant ; Hochschild James R., Digital filter with efficient quantization circuitry.
  19. Widergren Robert D. (Saratoga CA) Chen Wen-Hsiung (Sunnyvale CA) Fralick Stanley C. (Saratoga CA) Tescher Andrew G. (Claremont CA), Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback.
  20. Carlson, Jeff M.; Callison, Ryan A., Disconnecting a device on a cache line boundary in response to a write command.
  21. Pian Chao-Kuang (Anaheim CA) Nguyen Minh-Tram D. (Anaheim CA) Posch Theodore E. (Fullerton CA) Juhre Jeffrey E. (Arlington Heights IL), Distributed data driven process.
  22. McMahon Douglas James ; Buzsaki George Albert, Dynamic memory allocation in a computer using a bit map index.
  23. Kogge Peter M. (Endicott NY), Dynamic multi-mode parallel processing array.
  24. Conway, Thomas; Byrne, Jason, Efficient interpolator for high speed timing recovery.
  25. Eccles Edward S. (Bishop\s Cleeve GB2), Electronic circuit assembly an a substrate containing programmable switches.
  26. Cohen Joshua L. ; Dean Cecil A. ; du Breuil Thomas L. ; Heer Daniel Nelson ; Maher David P. ; Poteat Vance Eugene ; Rance Robert John, Electronic identifiers for network terminal devices.
  27. Fallside Hamish T. ; Smith Michael J. S., FPGA-based communications access point and system for reconfiguration.
  28. Cloutier Jocelyn, FPGA-based processor.
  29. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  30. Stephen L. Wasson, Heterogeneous programmable gate array.
  31. Warren, Robert, Integrated circuit with multiple processing cores.
  32. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
  33. Nukiyama Tomoji (Tokyo JPX), Interface circuit having a shift register inserted between a data transmission unit and a data reception unit.
  34. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  35. Horst Robert W., Logical, fail-functional, dual central processor units formed from three processor units.
  36. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Mapping requests from a processing unit that uses memory-mapped input-output space.
  37. Administration, with respect to an invention of; Fung, Lai-Wo, Massively parallel processor computer.
  38. Zemlyak, Boris; Cohen, Ariel, Master/slave processor memory inter accessability in an integrated embedded system.
  39. Greenfield, Zvi, Method and apparatus for communicating between multiple functional units in a computer environment.
  40. Fernando John S. ; Thurnhofer Stefan, Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths.
  41. Semal, Pierre, Method and apparatus for interconnecting token ring lans operating in ATM.
  42. Fraser, Christopher Warwick, Method and system for compressing program code and interpreting compressed program code.
  43. Bertolet Allan Robert ; Clinton Kim P.N. ; Gould Scott Whitney ; Keyser III Frank Ray ; Reny Timothy Shawn ; Zittritsch Terrance John, Method and system for layout and schematic generation for heterogeneous arrays.
  44. Mohan Sundararajarao ; Trimberger Stephen M., Method for configuring FPGA memory planes for virtual hardware computation.
  45. Harrison David A. ; Silver Joshua M. ; Soe Soren T., Method for programming complex PLD having more than one function block type.
  46. Pechanek Gerald G. ; Revilla Juan Guillermo ; Barry Edwin F., Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor.
  47. Ehlig,Peter N.; Boutaud,Frederic; Hollander,James F., Microphone/speaker system with context switching in processor.
  48. Carter William S. (Santa Clara CA), Microprocessor oriented configurable logic element.
  49. Lee Peter ; Carpenter Brian Ashley ; Noll Mark Garner ; Reiland Robert E., Mobile client computer with radio frequency transceiver.
  50. Araki Toshiyuki,JPX ; Aoki Katsuji,JPX, Motion vector detection apparatus.
  51. Leung Wu-Hon F. (Downers Grove IL) Morgan Michael J. (Warrenville IL) Tu Shi-Chuan (Lisle IL), Multi-media virtual circuit.
  52. Schunk, Richard; Young, Desmond, Multi-service network switch with quality of access.
  53. Nosenchuck Daniel M. (Mercerville NJ) Littman Michael G. (Philadelphia PA), Multinode reconfigurable pipeline computer.
  54. Gckler Heinz (Backnang DEX), Non-recursive half-band filter.
  55. Gifford David K. (Cambridge MA), Parallel processing system with processor array and network communications system for transmitting messages of variable.
  56. Oowaki Yukihito,JPX ; Fujii Hiroshige,JPX ; Sekine Masatoshi,JPX, Processor and information processing apparatus with a reconfigurable circuit.
  57. Bartkowiak John G. ; Lynch Thomas W., Processor having a bus interconnect which is dynamically reconfigurable in response to an instruction field.
  58. Mar, Monte, Programmable analog system architecture.
  59. Dujardin Eric,FRX ; Gay-Bellile Olivier,FRX, Programmable circuit for realizing a digital filter.
  60. Brown Glen W., Programmable data flow processor for performing data transfers.
  61. Furuta Koichiro,JPX ; Fujii Taro,JPX ; Motomura Masato,JPX, Programmable device with an array of programmable cells and interconnection network.
  62. Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array.
  63. Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array with bus repeaters.
  64. Langhammer, Martin; Hwang, Chiao Kai; Starr, Gregory, Programmable logic device including multipliers and configurations thereof to reduce resource utilization.
  65. Hinedi Sami M. ; Griep Karl R. ; Million Samson, Punctured serial concatenated convolutional coding system and method for low-earth-orbit satellite data communication.
  66. Katsutoshi Ito JP, Radio communication apparatus employing a rake receiver.
  67. Shogo Nakaya JP, Reconfigurable device having programmable interconnect network suitable for implementing data paths.
  68. Alan David Marshall GB; Anthony Stansfield GB; Jean Vuillemin FR, Reconfigurable processor devices.
  69. Knutson Paul G. (Indianapolis IN), Reconfigurable programmable digital filter architecture useful in communication receiver.
  70. Hudson Michael ; Moore Daniel L., Redefinable signal processing subsystem.
  71. Chiang John M., Register access controller which prevents simultaneous coupling of more than one register to a bus interface.
  72. Trimberger Stephen M., Reprogrammable instruction set accelerator.
  73. McAllister, Curtis R.; Douglas, Robert C., Self-organizing hardware processing entities that cooperate to execute requests.
  74. Macias Nicholas J. ; Henry ; III Lawrence B. ; Raju Murali Dandu, Self-reconfigurable parallel processor made from regularly-connected self-dual code/data processing cells.
  75. Kopp Randall L. (Irvine CA) Johnson S. Val (Anaheim CA), Single-chip self-configurable parallel processor.
  76. Dowling, Eric M., Split embedded DRAM processor.
  77. Baxter Michael A., System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware.
  78. Lee, Whay Sing; Rao, Raghavendra J.; Chong, Jr., Fay, System and method for efficient write operations for repeated snapshots by copying-on-write to most recent snapshot.
  79. Mohamed, Moataz A.; Bindloss, Keith M., System for efficient operation of a very long instruction word digital signal processor.
  80. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
  81. Wise Adrian Philip,GBX, Tokens-based adaptive video processing arrangement.
  82. Wheeler James E. (Schenectady NY) Hardy Robert M. (Scotia NY) Dunki-Jacobs Robert J. (Saratoga NY) Premerlani William J. (Scotia NY), VLSI programmable digital signal processor.
  83. Furtek Frederick C. (Menlo Park CA) Camarota Rafael C. (San Jose CA), Versatile programmable logic cell for use in configurable logic arrays.

이 특허를 인용한 특허 (1)

  1. Malina, James N.; Sujanto, Totok Sulistiomono; Dong, Li, Data storage device and method providing non-volatile memory buffer for real-time primary non-volatile memory protection.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트