A stacked microelectronic assembly includes a first stacked subassembly and a second stacked subassembly overlying a portion of the first stacked subassembly. Each stacked subassembly includes at least a respective first microelectronic element having a face and a respective second microelectronic e
A stacked microelectronic assembly includes a first stacked subassembly and a second stacked subassembly overlying a portion of the first stacked subassembly. Each stacked subassembly includes at least a respective first microelectronic element having a face and a respective second microelectronic element having a face overlying and parallel to a face of the first microelectronic element. Each of the first and second microelectronic elements has edges extending away from the respective face. A plurality of traces at the respective face extend about at least one respective edge. Each of the first and second stacked subassemblies includes contacts connected to at least some of the plurality of traces. Bond wires conductively connect the contacts of the first stacked subassembly with the contacts of the second stacked subassembly.
대표청구항▼
1. A stacked microelectronic assembly, comprising: a first stacked subassembly and a second stacked subassembly overlying a portion of the first stacked subassembly, each stacked subassembly including at least a respective first microelectronic element having a face and a respective second microelec
1. A stacked microelectronic assembly, comprising: a first stacked subassembly and a second stacked subassembly overlying a portion of the first stacked subassembly, each stacked subassembly including at least a respective first microelectronic element having a face and a respective second microelectronic element having a face overlying and parallel to a face of the first microelectronic element, each of the first and second microelectronic elements having edges extending away from the respective faces, each of the first and second stacked subassemblies having a land exposed at a face of the subassembly and a lead, the lead coupled to the land and extending along the face of the subassembly and from the face of the subassembly continuously about the edges of the first and second microelectronic elements thereof; anda bond wire conductively connecting the land of the first stacked subassembly with the land of the second stacked subassembly. 2. A stacked microelectronic assembly as claimed in claim 1, wherein each of the first and second stacked subassemblies has an edge extending away from the face thereof, wherein the face of the first stacked subassembly extends beyond the face of the second stacked subassembly such that the land at the face of the first stacked subassembly is exposed beyond the face of the second stacked subassembly. 3. A stacked microelectronic assembly as claimed in claim 1, wherein a circuit panel having terminals is conductively connected by the bond wire to the land of at least one of the first stacked subassembly or the second stacked subassembly. 4. A stacked microelectronic assembly as claimed in claim 1, wherein each of the first and second subassemblies has inclined walls. 5. A stacked microelectronic assembly as claimed in claim 1, further comprising: a third stacked subassembly overlying a portion of the second stacked subassembly, and including at least a respective first microelectronic element having a face and a respective second microelectronic element having a face overlying and parallel to a face of the first microelectronic element, and edges extending away from the respective faces of the first and second microelectronic elements of the third stacked subassembly,the third stacked assembly having a land exposed at a face thereof and a lead formed by plating, the lead of the third stacked assembly coupled to the land of the third stacked assembly and extending along the face of the third stacked assembly and from the face of the third stacked subassembly continuously about the edges of the first and second microelectronic elements of the third stacked assembly,a further bond wire conductively connecting the land of the third stacked subassembly with the land of at least one of the first stacked subassembly or the second stacked subassembly. 6. A stacked microelectronic assembly as claimed in claim 5, wherein each of the second and third stacked subassemblies has an edge extending away from the face thereof, wherein the face of the second stacked subassembly extends beyond the face of the third stacked subassembly such that the land at the face of the second stacked subassembly is exposed beyond the face of the third stacked subassembly. 7. A stacked microelectronic assembly, comprising: a plurality of stacked subassemblies each one, except for a bottommost one, overlying a portion of another of the plurality of stacked subassemblies, each stacked subassembly including at least a respective first microelectronic element having a face and a respective second microelectronic element having a face overlying and parallel to a face of the first microelectronic element, each of the first and second microelectronic elements having edges extending away from the respective face, each of the plurality of stacked subassemblies having a land exposed at a face of the subassembly and a lead, the lead coupled to the land and extending along the face of the subassembly and from the face of the subassembly continuously about the edges of the first and second microelectronic elements thereof; anda bond wire conductively connecting the land of a given one of the plurality of stacked subassemblies with the land of at least another of the plurality of stacked subassemblies. 8. A stacked microelectronic assembly as claimed in claim 7, wherein each of the plurality of stacked subassemblies has an edge extending away from the face thereof, wherein the face of the given one of the plurality of stacked subassemblies extends beyond the face of its immediately overlying stacked subassembly such that the land at the face of the given stacked subassembly is exposed beyond the face of the immediately overlying stacked subassembly. 9. A stacked microelectronic assembly as claimed in claim 7, wherein the bond wire conductively connects the land of the given one of the plurality of stacked subassemblies with the land of its immediately overlying stacked subassembly. 10. A stacked microelectronic assembly as claimed in claim 7, wherein the bond wire conductively connects the land of a given one of the plurality of stacked subassemblies with the land of its immediately underlying stacked subassembly. 11. A stacked microelectronic assembly as claimed in claim 7, wherein the bond wire conductively connects the land of the given one of the plurality of stacked subassemblies with the land of another one of the plurality of stacked subassemblies other than its immediately overlying and immediately underlying subassemblies. 12. A stacked microelectronic assembly as claimed in claim 1, wherein the lead is formed by plating. 13. A stacked microelectronic assembly as claimed in claim 7, wherein the lead is formed by plating.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (137)
Savastiouk,Sergey; Kao,Sam, Attachment of integrated circuit structures and other substrates to substrates with vias.
Tago, Masamoto, Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same.
Beilstein ; Jr. Kenneth E. (Essex Junction VT) Bertin Claude L. (So. Burlington VT) Cronin John E. (Milton VT) Howell Wayne J. (Williston VT) Leas James M. (So. Burlington VT) Phillips Robert B. (Sta, Electronic modules with interconnected surface metallization layers and fabrication methods therefore.
Halahan, Patrick A.; Kao, Sam; Lan, Bosco; Savastiouk, Sergey; Siniaguine, Oleg, Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby.
Halahan, Patrick A.; Kao, Sam; Lan, Bosco; Savastiouk, Sergey; Siniaguine, Oleg, Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby.
Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
Savastiouk,Sergey; Halahan,Patrick B.; Kao,Sam, Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities.
Savastiouk,Sergey; Halahan,Patrick B.; Kao,Sam, Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities.
Washburn Robert D. (Malibu CA) McClanahan Robert F. (Valencia CA) Shapiro Andrew A. (Orange CA), Low temperature co-fired ceramic substrates for power converters.
Leas James Marc (South Burlington VT) Voldman Steven Howard (South Burlington VT), Method for forming a monolithic electronic module by dicing wafer stacks.
Halahan, Patrick B., Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity.
Bertin Claude L. (South Burlington VT) Howell Wayne J. (Williston VT) Kalter Howard L. (Colchester VT), Method of fabrication of endcap chip with conductive, monolithic L-connect for multichip stack.
Hua Chang-Hwang (Palo Alto CA) Day Ding-Yuan S. (Sunnyvale CA) Chan Simon S. (Belmont CA), Method of selective via-hole and heat sink plating using a metal mask.
Beyne, Eric; Coello-Vera, Augustin; Vendier, Olivier, Method of transferring ultra-thin substrates and application of the method to the manufacture of a multi-layered thin film device.
Elwell Dennis F. (San Clemente CA) Crumly William R. (Anaheim CA) Bowers Harold C. (Rancho Palos Verdes CA), Multichip module with a mandrel-produced interconnecting decal.
Finnila Ronald M. (Carlsbad CA), Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substr.
Dekker Ronald,NLX ; Maas Henricus G. R.,NLX ; Van Deurzen Maria H. W. A.,NLX, Semiconductor device comprising a glass supporting body onto which a substrate with semiconductor elements and a metalization is attached by means of an adhesive.
Bertin Claude Louis ; Hedberg Erik Leigh ; Howell Wayne John, Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit.
Paik Kyung Wook,KRX ; Kim Jin Su,KRX ; Ko Hyoung Soo,KRX, Stacked semiconductor chip package having external terminal pads and stackable chips having a protection layer.
Pedersen David V. (Scotts Valley CA) Finley Michael G. (Cambria CA) Sautter Kenneth M. (Sunnyvale CA), Vertical interconnect process for silicon segments.
Yu, Guoqing; Wang, Youjun; Xu, Qinqin; Wang, Qingwei; Wang, Wei, Wafer level chip size packaged chip device with a double-layer lead structure and method of fabricating the same.
Yu,Guoqing; Wang,Youjun; Xu,Qinqin; Wang,Qingwei; Wang,Wei, Wafer level chip size packaged chip device with an N-shape junction inside and method of fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.