$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for identifying upper layer protocol message boundaries 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04J-003/16
출원번호 US-0758484 (2010-04-12)
등록번호 US-8451863 (2013-05-28)
발명자 / 주소
  • Elzur, Uri
출원인 / 주소
  • Broadcom Corporation
대리인 / 주소
    Thomas | Horstemeyer, LLP
인용정보 피인용 횟수 : 1  인용 특허 : 330

초록

Systems and methods that identify the Upper Layer Protocol (ULP) message boundaries are provided. In one example, a method that identifies ULP message boundaries is provided. The method may include one or more of the following steps: attaching a framing header of a frame to a data payload to form a

대표청구항

1. A method for implementing Remote Direct Memory Access/Direct Data Placement (“RDMA/DDP”), comprising: generating the location and content of a marker by adding a preset interval to the location of a previous marker by a network processor; andforming a frame for an RDMA/DDP protocol data unit (“PD

이 특허에 인용된 특허 (330)

  1. Iwamoto, Hiroyuki, ATM switch with OAM functions.
  2. Bushey Thomas P. (Phoenix AZ) Hwang Bor-Yuan (Chandler AZ), Active load for emitter coupled logic gate.
  3. Ishii Naomitus (Yokohama JPX) Lamberton Marc (Antibes FRX) Molinengo Michel (Antibes FRX), Adaptation device and method for efficient interconnection of data processing devices and networks.
  4. Ferraiolo Frank David ; Hoke Joseph Michael ; Patel Samir Kirit, Adaptive filtering method and apparatus to compensate for a frequency difference between two clock sources.
  5. Keller, James B.; Ning, Chun H.; Chui, Kwong-Tak A.; Hayter, Mark D., Adaptive retry mechanism.
  6. Okpisz Alexander E. ; Hardage ; Jr. James N., Allocation for back-to-back misses in a directory based cache.
  7. Coy Bruce H., Analog delay circuit.
  8. Kerstein Denise, Apparatus and method for selectively outputting data using a MAC layer interface or a PCI bus interface.
  9. Wong Sing Y. (Saratoga CA) Yu Donald (Fremont CA) Bettman Roger (Los Altos CA), Apparatus for a programmable CML to CMOS translator for power/speed adjustment.
  10. Elzur,Uri, Associating a packet with a flow.
  11. Bergantino Paul V. ; Lussier Daniel J., Asynchronous transfer mode cell processing system with multiple cell source multiplexing.
  12. Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Astarabadi Shaun (Irvine CA) Horton Robert L. (Alta Loma CA), Automatic device configuration for dockable portable computers.
  13. He Linhai ; Wong Albert Kai-sun, Available bit rate flow control algorithms for ATM networks.
  14. Hiroshi Shimizu JP, Bandwidth control method in a network system.
  15. Natarajan Kadathur S. (Millwood NY) Huang Chia-Chi (Yorktown Heights NY), Battery efficient operation of scheduled access protocol.
  16. Moore Morris A. (West Palm Beach FL), Battery saver for a TDM system.
  17. Macnak Philip P. (West Palm Beach FL) Williard David F. (Plantation FL), Battery saving method for portable communications receivers.
  18. Leslie Samuel A. (Forest VA) Schwartz Robert C. (Forest VA), Battery saving radio circuit and system.
  19. Wieczorek Alfred B. (Plantation FL), Beacon based packet radio standby energy saver.
  20. Mentzer Ray A. (Portland ME), BiCMOS circuit for translation of ECL logic levels to MOS logic levels.
  21. Greason Jeffrey K. (Portland OR), BiCMOS digital amplifier.
  22. Bantz David F. (Chappaqua NY) Cato Robert T. (Raleigh NC) Huang Chia-chi (Yorktown Heights NY), Broadcast-initiated bipartite frame multi-access protocol.
  23. Maile Graham L. (Chesterton GB2), Burst-mode two-way radio communications system.
  24. Cho, James Y.; Rowlands, Joseph B.; Pearce, Mark H., Bus precharge during a phase of a clock signal to eliminate idle clock cycle.
  25. Murphy Brian (Brombach DEX) Zibert Martin (Heufeld DEX), CMOS buffer circuit with controlled current source.
  26. Kim Daejeong,KRX ; Cho Sung Ho,KRX, CMOS current source circuit.
  27. Chi Kuang K. (Shrewsbury MA) Sullivan Barbara M. (Boston MA), CMOS current switching circuit.
  28. Hodapp Stephen (Austin TX), CMOS differential-amplifier sense amplifier.
  29. Boerstler David William ; Dreps Daniel Mark, CMOS high-speed differential to single-ended converter circuit.
  30. Barre Claude (Munich DEX), CMOS to ECL/CML level converter.
  31. Kilpatrick Michael Thomas,GBX ; Watt Simon Charles,GBX ; Larri Guy,GBX, Cache control circuit having a pseudo random address generator.
  32. Maheshwari Dinesh, Cache memory system and method for automatically locking cache entries to prevent selected memory items from being repl.
  33. Gardner Steven H. (San Diego CA), Cellular digital packet data mobile data base station.
  34. Robinson Mark T. (Carlsbad CA) Gardner Steven H. (San Diego CA) Wong Matt (San Diego CA) Kasmir Seton P. (San Diego CA) Balachandran Kumar (San Diego CA) Graham Sue (Encinitas CA) Schjelderup Gail (P, Cellular digtial packet data mobile data base station.
  35. Leger Geary L. (Mentone CA), Chip topography for MOS packet network interface circuit.
  36. Murtojarvi Simo,FIX, Circuit arrangement for adjusting the impedance of a differential active component.
  37. Pearson Dale Jonathan ; Reynolds Scott Kevin, Circuits with dynamically biased active loads.
  38. Westgate Wayne F., Clock circuit for generating a high resolution output from a low resolution clock.
  39. Buckingham Keith (Redland GBX) Simpson Robert J. (Tockington GBX), Clock generation.
  40. Evans William P. ; Naviasky Eric ; Farrell Patrick ; Caviglia Anthony ; Ebner John ; Thompson Hugh ; Tang Hao, Clock recovery circuit.
  41. Ducourant Thierry (Crosne FRX), Clocked comparator.
  42. Sato Masaharu,JPX, Clocked flip flop circuit with built-in clock controller and frequency divider using the same.
  43. Paski Robert M. (Middletown NJ), Clocked latching circuit.
  44. Neal, Danny Marvin; Thurber, Steven Mark, Coherency for DMA read cached data.
  45. Thekkath, Radhika; Uhler, G. Michael, Coherent data apparatus for an on-chip split transaction system bus.
  46. Tanaka Koichi (Kawasaki JPX), Communication control unit with lower layer protocol control and higher layer protocol control.
  47. Wright James A. (Coral Springs FL), Communication device and system capable of automatic programmable energizing.
  48. Mahany Ronald L. ; Meier Robert C. ; Luse Ronald E., Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving s.
  49. Ronald L. Mahany ; Robert C. Meier ; Ronald E. Luse, Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving state that it has messages awaiting delivery.
  50. Itakura, Eisaburo; Okamori, Atsushi, Communications device, method thereof, communications system and recording medium.
  51. Komaki Shigeki (Nara JPX), Compact electronic apparatus with removable processing units.
  52. Bryan Thomas Clark ; Merrill Allen Carl, Complementary metal-oxide semiconductor voltage controlled oscillator (CMOS VCO).
  53. Gillaspie Norman J. (Menlo Park CA), Computer controlled broadband receiver.
  54. Mittal Millind, Computer system and method of allocating cache memories in a multilevel cache hierarchy utilizing a locality hint within.
  55. Talaga ; Jr. Ronald F., Controlled orthogonal current oscillator with ranging.
  56. Vajdic Branislav (Santa Clara CA) Smith Stephen L. (Sunnyvale CA), Current difference current source.
  57. Ueda Kimio,JPX ; Hirano Yuuichi,JPX ; Wada Yoshiki,JPX, Current mode logic circuit, source follower circuit and flip flop circuit.
  58. Ueda Kimio,JPX ; Hirano Yuuichi,JPX ; Wada Yoshiki,JPX, Current mode logic circuit, source follower circuit, and flip flop circuit.
  59. Hoang Chinh L. (San Diego CA), Current mode logic circuits employing IGFETS.
  60. Bellaouar Abdellatif, Current mode logic gates for low-voltage high speed applications.
  61. Guay Bernard (Ottawa CAX) Altmann Michael (Kanata CAX), Current steering switch and hybrid BiCMOS multiplexer with CMOS commutation signal and CML/ECL data signals.
  62. Yin, Guangming; Fujimori, Ichiro; Hairapetian, Armond, Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process.
  63. Yin, Guangming; Fujimori, Ichiro; Hairapetian, Armond, Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process.
  64. Yin,Guangming; Fujimori,Ichiro; Hairapetian,Armond, Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process.
  65. Armond Hairapetian, Current-controlled CMOS logic family.
  66. Hairapetian, Armond, Current-controlled CMOS logic family.
  67. Furuta Koichiro (Tokyo JPX), Current-mode logic circuit.
  68. Allstot David J. (Pittsburgh PA) Liang Guojin (San Jose CA) Yang Howard C. (Milpitas CA), Current-steering CMOS logic family.
  69. Ueno Naoki,JPX, D-type flip-flop circiut.
  70. Hirota, Toshikazu; Ohnishi, Takao; Takeuchi, Yukihisa, DNA chip and method for producing the same.
  71. D\Avello Robert F. (Lake Zurich IL) Joglekar Manohar A. (Long Grove IL), Data communication system with automatic power control.
  72. Feldmeier David C. (Morristown NJ), Data labeling technique for high performance protocol processing.
  73. Devereux Ian Victor,GBX ; Salter Nicholas Andrew,GBX, Data processing apparatus and method for pre-fetching an instruction in to an instruction cache.
  74. Christie David S. ; McMinn Brian D. ; Meier Stephan G. ; Pickett James K., Data transaction typing for improved caching and prefetching characteristics.
  75. Hartmann Alfred C., Data transfer network on a chip utilizing a multiple traffic circle topology.
  76. Godfrey Gary M. ; Hartmann Alfred C., Data transfer network on a computer chip using a re-configurable path multiple ring topology.
  77. Godfrey Gary M. ; Lambrecht J. Andrew ; Hartmann Alfred C., Data transfer network on a computer chip utilizing combined bus and ring topologies.
  78. Hamalainen Jari,FIX ; Jokiaho Timo,FIX, Data transmission in a radio telephone network.
  79. Pace Bradley D. ; Duffner Barbara J. ; Engelhard Holger,DEX, Differential CMOS logic family.
  80. Iravani Kamran, Differential MOS current-mode logic circuit having high gain and fast speed.
  81. Somasekhar Dinesh,INX ; Roy Kaushik ; Sugisawa Junji, Differential current switch logic gate.
  82. Asazawa Hiroshi,JPX ; Yoshida Jun,JPX ; Uemura Gohiko,JPX, Differential flipflop circuit operating with a low voltage.
  83. Hasegawa Yasumasa,JPX, Differential multiplexer and differential logic circuit.
  84. Van Brunt Roger (San Francisco CA), Differential to single-ended CMOS converter.
  85. Fiedler Alan, Differential-to-CMOS level converter having cross-over voltage adjustment.
  86. Kimura Katsuji (Tokyo JPX), Differentially coupled AND/NAND and XOR/XNOR circuitry.
  87. Razavi Behzad (Middletown NJ), Digital ECL bipolar logic gates suitable for low-voltage operation.
  88. Anderson Terry M. (Minnetonka MN) Cornelius Robert S. (Edina MN), Digital exchange switch element and network.
  89. Bowes Michael J. ; Childers Brian A., Direct memory access channel architecture and method for reception of network information.
  90. Clayton, Shawn Adam; Fortin, Brian Mark; Willie, Daniel Brian; Wood, John Leland, Direct memory access controller system with message-based programming.
  91. Ransijn Johannes Gerardus, Distributed amplifier logic designs.
  92. Beckwith William B. (Chandler) Seely Warren L. (Chandler AZ), Distributed differential amplifier arrangement.
  93. Angle Richard L. ; Harriman ; Jr. Edward S. ; Ladwig Geoffrey B., Distributed pipeline memory architecture for a computer system with even and odd pids.
  94. Dixon Robert C. (Palmer Lake CO) Vanderpool Jeffrey S. (Colorado Springs CO), Dual mode transmitter and receiver.
  95. Olarig Sompong Paul, Dual purpose apparatus, method and system for accelerated graphics port or system area network interface.
  96. Elmasry Mohamed,CAX ; Allam Mohamed,CAX, Dynamic current mode logic family.
  97. Childress Jeffrey S. (Lynchburg VA) Hattey David L. (Lynchburg VA), Dynamic regrouping in a trunked radio communications system.
  98. Sinh Nguyen (San Jose CA) Yee Loren (Milpitas CA), ECL-to-BICOMS/CMOS translator.
  99. So Jason Siucheong, ESD protection circuits.
  100. Hagersten Erik E. ; Hill Mark D., Efficient allocation of cache memory space in a computer system.
  101. Yao Chingchi (Saratoga CA) Wang Poucheng (Mt. View CA), Efficient method and resulting structure for integrated circuits with flexible I/O interface and power supply voltages.
  102. Campo James A. (Brunswick OH) Sutherland Jeffrey W. (Tallmadge OH) Krill ; III Carl E. (Akron OH), Encoding and decoding system for electronic data communication system.
  103. Wieczorek Alfred B. (Plantation FL) Kluesing Alvin D. (San Diego CA) Sasuta Michael D. (Mundelein IL), Energy saving protocol for a TDM radio.
  104. Borras Jaime A. (Hialeah FL), Energy saving protocol for a communication system.
  105. Russell David C. (2967 Aldgate Dr. Bloomfield Hill MI 48013), Ergonomic customizeable user/computer interface devices.
  106. Pelella Antonio R. (Highland Falls NY), Fast edge triggered self-resetting CMOS receiver with parallel L1/L2 (master/slave) latch.
  107. Chan Kurt ; Black Alistair D., Fiber channel learning bridge, learning half bridge, and protocol.
  108. Black, Alistair D.; Chan, Kurt, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost.
  109. Black,Alistair D.; Chan,Kurt, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost.
  110. Black,Alistair D.; Chan,Kurt, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost.
  111. Black,Alistair D.; Chan,Kurt, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost.
  112. Black,Alistair D.; Chan,Kurt, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost.
  113. Black,Alistair D.; Chan,Kurt, Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost.
  114. Chan Kurt ; Black Alistair D., Fibre channel learning bridge, learning half bridge, and protocol.
  115. Wong Don Yih ; Kranzler David A. ; Wadhawan Ruchi ; Owens Craig, Fibre channel switched arbitrated loop.
  116. Elmasry Mohamed I. (Waterloo CAX), Field effect current mode logic gate.
  117. Hayakawa Yasushi,JPX, Flip-flop circuit, parallel-serial converting circuit, and latch circuit.
  118. Kadambi,Shiri; Ambe,Shekhar; Kalkunte,Mohan; Relan,Sandeep, Flow based congestion control.
  119. Linville John Walter ; Makrucki Brad Alan ; Suffern Edward Stanley ; Warren Jeffrey Robert, Flow control mechanism.
  120. Rasmussen Kris A. (Tinton Falls NJ), Folding electronic card assembly.
  121. Bosnyak Robert J. ; Drost Robert J. ; Murata David M., Fully complementary differential output driver for high speed digital communications.
  122. Ewen John F. (Yorktown Heights NY) Widmer Albert X. (Katonah NY), Half-speed clock recovery and demultiplexer circuit.
  123. Mizzi, Pierre M. A., Hand-held computer.
  124. Moskowitz Jay (Hicksville NY) Karron Abraham (Long Beach NY) Squillante Peter (Central Islip NY) Kravitz Spencer (Hicksville NY), Handheld facsimile and alphanumeric message transceiver operating over telephone or wireless networks.
  125. Harrison Colin G. (Brookfield CT), Handoff method and apparatus for mobile wireless workstation.
  126. Muller Shimon ; Hendel Ariel ; Yeung Louise ; Hejza Leo ; Murthy Shree, Hardware-assisted central processing unit access to a forwarding database.
  127. Brehmer Kevin E. (San Jose CA) Wieser James B. (Union City CA), High input impedance, high gain CMOS strobed comparator.
  128. Fiedler Alan, High performance n:1 multiplexer with overlap control of multi-phase clocks.
  129. Wu Tien-Yu (Hsin-Chu TWX) Hwung Yung-Peng (Taipei TWX), High speed CMOS current switching circuit.
  130. Lain Raymond S. (Ashland MA) Hopta Daniel F. (Bolton MA), High speed ECL latch with clock enable.
  131. Banerjee Pradip (Sunnyvale CA) Keswick Paul D. (San Jose CA), High speed RAM based data serializers.
  132. Chi Kuang-Kai ; Xu Ping, High speed common mode logic circuit.
  133. Sone Kazuya (Tokyo JPX), High speed comparator having two differential amplifier stages and latch stage.
  134. Gerowitz Robert Glen ; Gray Carl Thomas ; Marshall John ; Riedle Christopher G. ; Rizzo Raymond Paul, High speed parallel/serial link for data communication.
  135. Jeong Deog-Kyoon (Seoul KRX), High speed serial link for fully duplexed data communication.
  136. Hendrick Peter L. (Los Alamos NM) Speirs Donald F. (San Juan NM) Wolf Michael A. (Los Alamos NM), High speed system for reading and writing data from and into remote tags.
  137. Kibar Osman ; Krishnamoorthy Ashok V., High-speed CMOS multiplexer.
  138. Gerson Brian D. (Coquitlam CAX) Huscroft Kevin (Coquitlam CAX) Mallinson Martin (Billerica MA), High-speed CMOS pseudo-ECL output driver.
  139. Fiedler Alan S. (Minneapolis MN), High-swing cascode current mirror.
  140. Grimmett Alan Charles,GB2 ; Martensson N E,GBX ; O'Neill Simon Philip,GBX ; Wilkins Roger,GBX, Host radio telephone to directly access a handset.
  141. Tanji Todd M. ; Stronczer John J., Impedance matched CMOS transimpedance amplifier for high-speed fiber optic communications.
  142. DeFoster Steven Michael ; Truestedt Horst Lebrecht, Inexpensive two-way communications switch.
  143. Mabey Peter J. (Comberton GB2) Ball Diana M. (Comberton GB2), Information transmission system.
  144. Ezzet Ali (Sunnyvale CA), Input/output processor with a local memory providing shared resources for a plurality of input/output interfaces on an I.
  145. Erhart Richard A. (Chandler AZ) Ciccone Thomas W. (Paradise Valley AZ), Integrated circuit having different power supplies for increased output voltage range while retaining small device geome.
  146. Boucher Laurence B. ; Blightman Stephen E. J. ; Craft Peter K. ; Higgen David A. ; Philbrick Clive M. ; Starr Daryl D., Intelligent network interface system method for protocol processing.
  147. Freeman Michael J. ; Harper Gregory W., Interactive computer system for providing an interactive presentation with personalized video, audio and graphics respo.
  148. Eilert John H. (Wappingers Falls NY) Levin Arthur L. (Pleasant Valley NY) Thomas Julian (Poughkeepsie NY), Internally distributed monitoring system.
  149. Edsall Tom ; Finn Norman, Interswitch link mechanism for connecting high-performance network switches.
  150. Fischer Michael A. (San Antonio TX) Cox William M. (San Antonio TX) McDougall Floyd H. (San Antonio TX), LAN with interoperative multiple operational capabilities.
  151. Chen, Young-Kai; Dorschky, Claus; Groepper, Carsten; Georgiou, George; Mattia, John; Pullela, Rajasekhar; Reinhold, Mario, Latch chain having improved sensitivity.
  152. Yamashita Kazuo,JPX, Latch circuit for latching data at an edge of a clock signal.
  153. Takahashi Hiroyuki,JPX, Latch circuit for receiving small amplitude signals.
  154. Lo Tin-chee (Fishkill NY), Latch interface for self-reset logic.
  155. Stolarczyk Larry G. (Raton NM), Long range multiple point wireless control and monitoring system.
  156. Chen Shawfu, Loosely coupled system environment designed to handle a non-disruptive host connection switch after detection of an err.
  157. Rapp Adolph K. (Los Gatos CA), Low power CMOS frequency divider.
  158. Koleda Randy K. (Gansevoort NY), Low power consumption wireless data transmission and control system.
  159. Koleda Randy K. (Gansevoort NY), Low power consumption wireless data transmission and control system.
  160. Zhang Zhong-Xuan (Fremont CA) Lin Jyhfong (Fremont CA) Wang Yun-Ti (Fremont CA), Low power high speed CMOS current switching circuit.
  161. Kocaman, Namik, Low voltage differential to single-ended converter.
  162. Maeder Heinz B. (Nyon CHX), MOS Latch circuit.
  163. Allstot David J. (Pittsburgh PA) Kiasei Sayfe (Corvallis OR), MOS folded source-coupled logic.
  164. Kricka Larry J. ; Wilding Peter, Mesoscale devices and methods for analysis of motile cells.
  165. Brooks Fred (Houston TX) Daves Thomas W. (The Woodlands TX) Lang William (Spring TX), Method and apparatus for activation of furnace slag base cement.
  166. Ziai, Syrus; Jordan, Paul; Robson, Craig; Donohue, Ryan; Pong, Fong, Method and apparatus for calculating TCP and UDP checksums while preserving CPU resources.
  167. Krebs Jay (Crystal Lake IL) Freeburg Thomas A. (Arlington Heights IL), Method and apparatus for communicating variable length messages between a primary station and remote stations of a data.
  168. Kabuo Hideyuki (Osaka JPX) Edamatsu Hisakazu (Osaka JPX) Taniguchi Takashi (Osaka JPX), Method and apparatus for controlling a clock signal.
  169. Sandorfi Miklos A., Method and apparatus for controlling concurrent data transmission from multiple sources in a channel communication syst.
  170. Brent Jason B. (Wiltshire GB3) Hatala Edward (Wiltshire GB3) Timms John (Berkshire GB3), Method and apparatus for controlling congestion in packet switching networks.
  171. Bidyut Parruck ; Makarand Dharmapurikar ; Uday Govind Joshi IN, Method and apparatus for forming a virtual circuit.
  172. Leung Wingyu, Method and apparatus for maximizing the random access bandwidth of a multi-bank DRAM in a computer graphics system.
  173. David A Kranzler, Method and apparatus for optimizing a switched arbitrated loop for maximum access fairness.
  174. Tayloe Daniel R. (Arlington Heights IL) Bruckert Eugene J. (Arlington Heights IL), Method and apparatus for paging in a communication system.
  175. Tzeng Tzungren A. ; Normoyle Kevin, Method and apparatus for preventing a race condition and maintaining cache coherency in a processor with integrated cach.
  176. Stengel Robert E. (Ft. Lauderdale FL) Sharp Ronald E. (Plantation FL) Yester Francis R. (Arlington Heights IL), Method and apparatus for providing power conservation in a communication system.
  177. Gallagher Brian (Marlboro MA) Sandorfi Miklos A. (Foxboro MA), Method and apparatus for reordering frames.
  178. Burke Christopher J. (Maple Valley WA) Chaffee Janice M. (Auburn WA) Nir Erez (Bellevue WA) Kee Thomas E. (Lynnwood WA), Method and apparatus for selecting between a plurality of communication paths.
  179. Johansson Kjell (Bjrred SEX) Lindoff Mats E. G. (Lund SEX), Method and apparatus for upgrading cellular mobile telephones.
  180. Dawkins, George John; Lee, Van Hoa; Randall, David Lee; Tran, Kiet Anh, Method and apparatus to implement logical partitioning of PCI I/O slots.
  181. Anand, Sanjay; Srinivas, N K; Hyder, Jameel; Brandon, Kyle E., Method and computer program product for offloading processing tasks from software to hardware.
  182. Chung David H., Method and integrated circuit for high-bandwidth network server interfacing to a local area network using CSMA/CD.
  183. Stephen Arthur Oliva, Method and system for connection admission control.
  184. Elzur,Uri, Method and system for data placement of out-of-order (OOO) TCP segments.
  185. Claude Galand FR; Pierre-Andre Foriel FR; Aline Fichou FR; Marcus Enger DE, Method and system for implementing congestion detection and flow control in high speed digital network.
  186. Bonnot Christophe (Sevres FRX) Gerbault Bertrand (Paris FRX) Seguy Jean-Christophe (Fontenay aux Roses FRX), Method and system for interleaving and deinterleaving SDH frames.
  187. Thompson, Michael I., Method and system for processing network data packets.
  188. Mattson Richard L. (San Jose CA) Rodriguez-Rosell Juan A. (Gaithersburg MD), Method for dynamically allocating LRU/MRU managed memory among concurrent sequential processes.
  189. Chesson Gregory L. ; Pinkerton James T. ; Salo Eric, Method for efficient translation of memory addresses in computer systems.
  190. Comroe Richard A. (Dundee IL) Grube Gary W. (Palatine IL), Method for inter operation of a cellular communication system and a trunking communication system.
  191. Linam, Stephen Dale; Perez, Michael Anthony; Rodriguez, Louis Gabriel; Wenning, Mark Walz, Method for recovering from a machine check interrupt during runtime.
  192. Pedersen Bradley J. ; Perry Werner Kurt, Method for supporting an extensible and dynamically bindable protocol stack in a distrubited process system.
  193. Natanson, Sarit Shani; Katzri, Lior; Gershon, Benny; Goldstein, Dror, Method of establishing MPOA shortcut virtual channel connections.
  194. Khotimsky, Denis Andreyevich; Krishnan, Santosh, Method of maintaining packet order in multipath transmission systems having non-uniform traffic splitting.
  195. Owen Frank C. G. (Petts Wood GB2), Method of optimizing the transmission of idle beacon messages and a communications system using the method.
  196. Pinkerton,James; Gbadegesin,Abolade; Kaniyar,Sanjay; Srinivas,Nk, Method to offload a network stack.
  197. Pinkerton,James T.; Gbadegesin,Abolade; Kaniyar,Sanjay; Srinivas,Nelamangala Krishaswamy, Method to synchronize and upload an offloaded network stack connection with a network stack.
  198. Desne Jean Rose GB; Roy Harold Mauger GB, Method, interface and system for connecting communication traffic across an intermediate network.
  199. Madukkarumukumana,Rajesh S.; Ni,Jie, Method, system, and article of manufacture for utilizing host memory from an offload adapter.
  200. Albert Alfonse Slane, Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer.
  201. Mies,Carl; Warren,Bruce Gregory, Methods and apparatus for device zoning in fibre channel arbitrated loop systems.
  202. Berman Stuart B., Methods and apparatus for fiber channel interconnection of private loop devices.
  203. Derby Jeffrey H. (Chapel Hill NC) Doeringer Willibald A. (Langnau CHX) Dykeman Harold D. (Rueschlikon NC CHX) Li Liang (Chapel Hill NC) Sandick Haldon J. (Durham NC) Vu Ken V. (Cary NC), Methods and apparatus for interconnecting local area networks with wide area backbone networks.
  204. Warren,Bruce Gregory; Goodwin,William P.; Mies,Carl; Johnson,Bruce E.; White,Michael L.; Eng,Warren, Methods and apparatus for switching fibre channel arbitrated loop systems.
  205. Bass Brian Mitchell ; Siegel Michael Steven ; Strole Norman Clark, Methods, systems and computer program products for suppressing multiple destination traffic in a computer network.
  206. Metroka Michael P. (Algonquin IL) Kiem Joshua P. (Park Ridge IL), Mixed-mode transceiver system.
  207. Miyazaki Shinichi (Tokyo JPX), Mobile telephone station with power saving circuit.
  208. Kikinis Dan (Saratoga CA), Modular notebook computer having a planar array of module bays and a pivotally attached flat-panel display.
  209. Koenck Steven E. ; Miller Phillip ; West Guy J. ; Mahany Ronald L. ; Kinney Patrick W., Modular portable data processing terminal having a higher layer and lower layer partitioned communication protocol stack for use in a radio frequency communications network.
  210. Stein Per (Stockholm SEX), Modular radio communications system.
  211. Koenck Steven E. (Cedar Rapids IA) Miller Phillip (Cedar Rapids IA) West Guy J. (Cedar Rapids IA) Mahany Ronald L. (Cedar Rapids IA) Kinney Patrick W. (Cedar Rapids IA), Modular, portable data processing terminal for use in a radio frequency communication network.
  212. Miller ; II Robert R. (Morris Township ; Morris County NJ) Partridge ; III B. Waring (Mendham NJ) Russell Jesse E. (Piscataway NJ) Schroeder Robert E. (Morris Township ; Morris County NJ), Multi-band wireless radiotelephone operative in a plurality of air interface of differing wireless communications system.
  213. Kristen Marie Robins ; Ronnie B. Kon, Multi-interface symmetric multiprocessor.
  214. Pearson Gregory (Granada Hills CA) Melhorn Nathan R. (Framingham MA) Onarato Michael F. (Acton MA) Richards Craig A. (Wrentham MA), Multi-mode modem and data transmission method.
  215. Creedon Tadhg,IEX ; Moran Paul J.,GBX ; McKerrel Graeme J.,GBX, Multi-port communication network device including common buffer memory with threshold control of port packet counters.
  216. Todd Robert E. (Blythe GB3), Multicomponent wireless system with periodic shutdown of transmitting and receiving modes.
  217. Erimli Bahadir ; Runaldue Thomas J., Multicopy queue structure with searchable cache area.
  218. Kuttanna Belliappa Manavattira ; Patel Rajesh ; Snyder Michael Dean, Multiple load miss handling in a cache memory system.
  219. Freund Thomas J. (Austin TX), Multiple protocol communication interface for distributed transaction processing.
  220. Lindsay, Steven B., Network adapter with TCP windowing support.
  221. Lindsay, Steven B., Network adapter with large frame transfer emulation.
  222. Atsushi Shionozaki JP, Network resource reservation control method and apparatus, receiving terminal, sending terminal, and relay apparatus.
  223. Kevin J. Rowett ; Crosswell C. Collins ; Eric R. Buell, Network router integrated onto a silicon chip.
  224. Gollnick Charles D. ; Luse Ronald E. ; Pavek John G. ; Sojka Marvin L. ; Cnossen James D. ; Danielson Arvin D. ; Mahany Ronald L. ; Detweiler Mary L. ; Spiess Gary N. ; West Guy J. ; Young Amos D. ; , Network supporting roaming, sleeping terminals.
  225. Kadambi, Shiri; Ambe, Shekhar; Kalkunte, Mohan, Network switch.
  226. Chou Ger-Chih (San Jose CA) Dahlgren Kent Blair (San Jose CA) Hsieh Wen-Jai (Palo Alto CA), Network switch with arbitration sytem.
  227. Boucher, Laurence B.; Blightman, Stephen E. J.; Craft, Peter K.; Higgen, David A.; Philbrick, Clive M.; Starr, Daryl D., Obtaining a destination address so that a network interface device can write network data without headers directly into host memory.
  228. Connery Glenn William ; Sherer W. Paul ; Jaszewski Gary ; Binder James S., Offload of TCP segmentation to a smart adapter.
  229. Brown Brian ; Haney Jeanne ; Mangin James ; Pitcher Derek H. ; Seshadri Kishore K., Optimizing flow detection and reducing control plane processing in a multi-protocol over ATM (MPOA) system.
  230. Tymes LaRoy (Palo Alto CA), Packet data communication network.
  231. Hausman Richard J. (Soquel CA) Birenbaum Lazar (Saratoga CA), Packet filtering for data networks.
  232. Ide Motoki (Tokyo JPX), Pager receiver for enabling to omit power-on signal for receiving synchronization code in pager signal.
  233. Smith Robert T. (Mesa AZ), Parallel clocked latch.
  234. Uri Elzur IL, Parsing a packet header.
  235. Grant Robert H. (Toronto CAX) Stoevhase Bent (Toronto CAX) Purohit Robin (Toronto CAX) Book David (Thornhill CAX), Path allocation system and method having double link list queues implemented with a digital signal processor (DSP) for a.
  236. Winter Stephen J. ; Stephenson Jack E., Performance enhancing memory interleaver for data frame processing.
  237. Kallin Harald (Sollentuna SEX) Bodin Roland S. (Spanga SEX), Periodic system ordered rescan in a cellular communication system.
  238. Stevens Ashley Miles,GBX, Peripheral buses for integrated circuit.
  239. Rimmer Todd M. (Frazer PA) Jordan William P. (Ephrata PA), Peripheral device interface for dynamically selecting boot disk device driver.
  240. Kawano Minori (Hyogo JPX) Ono Hideyo (Hyogo JPX), Pocket transceiver.
  241. Mitchell Dennis R. (San Jose CA) Molenda James R. (Fremont CA) Nakamura Karl S. (Palo Alto CA), Portable computer with removable and replaceable add-on modules.
  242. Desrochers Franklin J. (Clarkston MI), Portable data collection device with RF transmission.
  243. Iijima Yasuo (Yokohama JPX), Portable electronic device supporting multi-protocols.
  244. Gombrich Peter P. (Boulder CO), Portable handheld terminal.
  245. Zook Ronald E. (Boulder CO) Gombrich Peter P. (Boulder CO), Portable handheld terminal including optical bar code reader and electromagnetic transceiver means for interactive wirel.
  246. Maru Tsuguo (Tokyo JPX), Portable radio apparatus having battery saved channel scanning function.
  247. Marry Patrick J. (Cary IL), Portable radiotelephone vehicular converter and remote handset.
  248. Bertagna Richard A. (San Dimas CA) Berry Dickey J. (LaVerne CA), Portable transaction monitoring unit for transaction monitoring and security control systems.
  249. Meyerson Robert F. (Captiva Island FL) Chang Yung-Fu (Medina OH) Wang Ynjiun P. (Ft. Myers FL) Wall Daniel G. (Union Town OH), Portable work slate computer with multiple docking positions for interchangeably receiving removable modules.
  250. Davis Walter L. (Coral Springs FL), Power conservation method and apparatus for a portion of a predetermined signal.
  251. Mabey Peter J. (Comberton GB2) Harrison David J. (Cambridge GB2) Ball Diana M. (Comberton GB2), Power economising in multiple user radio systems.
  252. Pirolli Peter L. ; Pitkow James E., Prefetching and caching documents according to probability ranked need S list.
  253. Lee, David; Golestani, S. Jamaloddin; Karol, Mark John, Prevention of deadlocks and livelocks in lossless, backpressured packet networks.
  254. Warren, Bruce Gregory; Goodwin, William P.; Doherty, Terrence R.; Mies, Carl Joseph, Prevention of head of line blocking in a multi-rate switched Fibre Channel loop attached system.
  255. Welin, Andrew M., Processing packets based on deadline intervals.
  256. Patterson Dan ; Prasad Bindi ; Singh Gurbir ; MacWilliams Peter ; Hunt Steve ; Lee Phil G., Processor-cache protocol using simple commands to implement a range of cache configurations.
  257. Kazan Howard (Raleigh NC) Kohake Ronald W. (Cary NC), Programmable P/C compatible communications card.
  258. Shafer James E. (Jackson MS), Programmable system for interfacing a standard telephone set with a radio transceiver.
  259. Peter K. Craft ; Olive M. Philbrick ; Laurence B. Boucher ; David A. Higgen, Protocol processing stack for use with intelligent network interface device.
  260. Cheriton, David R.; Sapuntzakis, Constantine P., Protocol-independent support of remote DMA.
  261. Olnowich Howard T. (Endwell NY), Protocol-to-protocol translator for interfacing disparate serial network nodes to a common parallel switching network.
  262. Goss Gregory S., Quality of service priority subclasses.
  263. Fujiwara Ryuhei (Tokyo JPX), Radio communication system with power saving disablement prior to call handling processes.
  264. Krebs Jay R. (Crystal Lake IL), Radio data communications system with diverse signaling capability.
  265. Meier Robert C. (Cedar Rapids IA), Radio frequency local area network.
  266. Desai, Chintan, Receive deserializer circuit for framing parallel data.
  267. Klaus Thomas R. (Palatine IL), Receiver controller method and apparatus.
  268. Wilson Alan L. (Hoffman Estates IL) Muri David L. (Sunrise FL) Branch Tony R. (Sunrise FL), Reduction of power consumption in a portable communication unit.
  269. Gilbert Sheldon L. (San Diego CA) Heide Carolyn L. (Lincolnshire IL) Director Dennis L. (Wilmette IL), Reservation-based polling protocol for a wireless data communications network.
  270. Fitzpatrick Mark E. (San Jose CA) Gouldsberry Gary R. (Cupertino CA) Chan Yat-Sum (San Jose CA) Pang Richard F. (San Jose CA), Resettable latch circuit.
  271. Schwarz Siegfried (Oberer Panorama Weg 4 D-7562 Gernsbach/Baden DEX), Ring network for communication between one chip processors.
  272. Johnson Luke A., Robust method and apparatus for providing a digital single-ended output from a differential input.
  273. Chiu, Manfred F.; Hill, Gregory C.; Buckley, Clifford James; Holten, Jens Arne; Eich, Steven A.; Grimes, Michael E.; Sudhakar, Yerrapalli R.; Peck, Anthony Peter, SVC signaling system and method.
  274. Lomelino Lawrence W. ; Grieff Thomas W. ; Sabotta Michael L., Secondary channel for command information for fibre channel system interface bus.
  275. Krishna, Suresh; Owen, Christopher, Security chip architecture and implementations for cryptography acceleration.
  276. Nguyen Tuan K. (Boca Raton FL), Selective call receiver having extended battery saving capability.
  277. Tamba Nobuo (Ohme JPX) Odaka Masanori (Kodaira CA JPX) Hiramoto Toshiro (Menlo Park CA) Ohayashi Masayuki (Hamura JPX) Saito Kayoko (Hamura JPX), Semiconductor integrated circuit device including input circuitry to permit operation of a Bi-CMOS memory with ECL level.
  278. Ryan T. Hirose ; Loren T. Lancaster, Semiconductor non-volatile latch device including non-volatile elements.
  279. Palanca Salvador ; Cooray Niranjan L. ; Narang Angad ; Pentkovski Vladimir ; Tsai Steve, Shared cache structure for temporal and non-temporal information using indicative bits.
  280. Rostoker Michael D. ; Daane John P. ; Desai Sanjay ; Stelliga D. Tony, Single chip network adapter apparatus.
  281. Rostoker Michael D. (Boulder Creek CA) Stelliga D. Tony (Pleasanton CA), Single chip network hub with dynamic window filter.
  282. Rostoker Michael D. (Boulder Creek CA) Stelliga D. Tony (Pleasanton CA), Single chip network router.
  283. Thomas Daniel ; Dieter Nattkemper ; Subir Varma, Single chip networking device with enhanced memory access co-processor.
  284. Rostoker Michael D. ; Stelliga D. Tony ; Bergantino Paul, Single chip universal protocol multi-function ATM network interface.
  285. Rypinski Chandos A. (130 Stewart Dr. Tiburon CA 94920), Sleep mode and contention resolution within a common channel medium access method.
  286. Ramachandran, Surya; Kancherlapalli, Anand; Fu, Michael C., Smart toys.
  287. Nagasawa Hironori (Yokohama JPX), Source-coupled FET logic circuit.
  288. Werking Paul M., Source-coupled logic with reference controlled inputs.
  289. Tzeng Allan ; Boddu Jayabharat, Speculative cache snoop during DMA line update.
  290. Uri Elzur IL; Dan G. Wartski IL, Storing a frame header.
  291. Purohit Robin (Toronto CAX) Stoevhase Bent (Toronto CAX) Mallavalli Kumar (Markham CAX), Switch element for fiber channel networks.
  292. Rostoker Michael D. ; Daane John P. ; Desai Sanjay ; Stelliga D. Tony, Switched network hub on a chip.
  293. Baxter William F. ; Gelinas Robert G. ; Guyer James M. ; Huck Dan R. ; Hunt Michael F. ; Keating David L. ; Kimmell Jeff S. ; Roux Phil J. ; Truebenbach Liz M. ; Valentine Rob P. ; Weiler Pat J. ; Co, Symmetric multiprocessing computer with non-uniform memory access architecture.
  294. Cai Khiem V. (Brea CA) O\Connor Roger J. (Garden Grove CA), Synchronization for entry to a network in a frequency hopping communication system.
  295. Elzur,Uri; Fan,Frankie; Lindsay,Steve; McDaniel,Scott S., System and method for TCP offload.
  296. Elzur,Uri, System and method for handling out-of-order frames.
  297. Elzur,Uri, System and method for identifying upper layer protocol message boundaries.
  298. James F. McCarty, System and method for increasing write performance in a fibre channel environment.
  299. Gyudong Kim ; Min-Kyu Kim ; Seung Ho Hwang, System and method for sending and receiving data signals over a clock signal line.
  300. Chadalapaka, Mallikarjun B, System and method for storage virtualization.
  301. Hu, Lee Chuan, System for bypassing a server to achieve higher throughput between data network and data storage system.
  302. Hu, Lee Chuan; Ros, Jordi; Shen, Calvin; Thorpe, Roger; Tsai, Wei Kang, System for bypassing a server to achieve higher throughput between data network and data storage system.
  303. Richter Roger K. (Round Rock TX) Sharp Robert O. (Round Rock TX) Stephenson Quentin H. (Austin TX), System for enabling first computer to communicate over switched network with second computer located within LAN by using.
  304. Prentice Richard Mark, System for encoding an image control signal onto a pixel clock signal.
  305. Hart John H. (Saratoga CA), System for extending network resources to remote networks.
  306. Ducaroir Francois ; Nakamura Karl S. ; Jenkins Michael O., System for sending data from-and-to a computer monitor using a high speed serial line.
  307. Danielson Arvin D. (Cedar Rapids IA) Kubler Joseph J. (Nederland CO) Durbin Dennis A. (Cedar Rapids IA) Morris Michael D. (Cedar Rapids IA) Cargin ; Jr. Keith K. (Cedar Rapids IA), System including multiple device communications controller which coverts data received from two different customer trans.
  308. Hayter, Mark D.; Rowlands, Joseph B.; Cho, James Y., System on a chip for networking.
  309. Luciani, James V.; Squire, Matthew, System, device, and method for supporting virtual private networks.
  310. Khanna Sanjay, Systems, methods, and computer program products for establishing TCP connections using information from closed TCP conne.
  311. Burns, David A., TCP offload device that load balances and fails-over between aggregated ports having different MAC addresses.
  312. Laurence B. Boucher ; Stephen E. J. Blightman ; Peter K. Craft ; David A. Higgen ; Clive M. Philbrick ; Daryl D. Starr, TCP/IP offload network interface device.
  313. Pandya,Ashish A., TCP/IP processor and engine using RDMA.
  314. Umezawa Masaaki (Tokyo JPX), Telephone apparatus for radio communication with an adaptor.
  315. Atsushi Iwata JP, Topology aggregation using parameter obtained by internodal negotiation.
  316. Lazaridis Mihal,CAX ; Barnstijn Michael Alexander,CAX, Translation and connection device for radio frequency point of sale transaction systems.
  317. Kanazashi, Kazuyuki, Transmitting apparatus and method of controlling flow thereof.
  318. Hull Richard W. (Laguna Hills CA) O\Shaughnessy Timothy G. (Norco CA), Triple comparator circuit.
  319. Matsumoto Osamu (Hyogo JPX) Miki Takahiro (Hyogo JPX) Kumamoto Toshio (Hyogo JPX), Two input-two output differential latch circuit.
  320. Gibbs Gary Austin (San Jose CA), Two-stage differential sense amplifier with positive feedback in the first and second stages.
  321. Andrew McBride, User-prioritized cache replacement.
  322. Bertin Claude L. ; Houghton Russell J. ; Pricer Wilbur D. ; Tonti William R., Very low power logic circuit family with enhanced noise immunity.
  323. Lorenz Gary D., Virtual local area network memory access system.
  324. Olah Robert A., Voltage down converter for multiple voltage levels.
  325. Harrison Colin George ; Jaepel Dieter,CHX, Wide-area wireless lan access.
  326. Dowdell Ed (Massapequa NY) Giacopelli Dan (Deer Park NY) Taylor Alvin (Bayside NY) Nathanson Rex (Dix Hills NY) Dzurney Ray (Kings Park NY), Wireless communication system.
  327. Rein Alan D. (Shoreview MN) Foye David M. (La Crosse WI), Wireless communication system for air distribution system.
  328. Klughart Kevin M. (Addison TX), Wireless communication system with parallel polling.
  329. Messenger Steven (Scarborough CAX), Wireless coupling of devices to wired network.
  330. Gerson Brian Donald,CAX, signaling environments.

이 특허를 인용한 특허 (1)

  1. Elzur, Uri, System and method for identifying upper layer protocol message boundaries.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로