An amplifier module with multiple operating modes is described. In an exemplary design, an apparatus includes a plurality of amplifiers. The apparatus may also include a plurality of switches, each switch coupled to an output of an associated amplifier in the plurality of amplifiers and configured t
An amplifier module with multiple operating modes is described. In an exemplary design, an apparatus includes a plurality of amplifiers. The apparatus may also include a plurality of switches, each switch coupled to an output of an associated amplifier in the plurality of amplifiers and configured to provide an amplified signal in a first mode and bypass the associated amplifier and provide an associated bypass signal in a second mode. Further, the apparatus may include an output circuit including a plurality of matching circuits, each matching circuit coupled to an associated amplifier in the plurality of amplifiers and an associated switch in the plurality of switches.
대표청구항▼
1. An apparatus comprising: a plurality of amplifiers;a plurality of switches, each switch coupled to an output of an associated amplifier in the plurality of amplifiers and configured to provide an amplified signal in a first mode and bypass the associated amplifier and provide an associated bypass
1. An apparatus comprising: a plurality of amplifiers;a plurality of switches, each switch coupled to an output of an associated amplifier in the plurality of amplifiers and configured to provide an amplified signal in a first mode and bypass the associated amplifier and provide an associated bypass signal in a second mode; andan output circuit including a plurality of matching circuits, each matching circuit coupled to an associated amplifier in the plurality of amplifiers and an associated switch in the plurality of switches. 2. The apparatus of claim 1, each matching circuit in the plurality of matching circuits configured receiving a signal output from an associated amplifier. 3. The apparatus of claim 1, each matching circuit in the plurality of matching circuits configured for impedance matching between an output impedance of an associated amplifier and output impedance of the matching circuit. 4. The apparatus of claim 3, a target output impedance of the output circuit equal to a total output impedance of the plurality of matching circuits divided by a number of matching circuits in the plurality of matching circuits. 5. The apparatus of claim 1, each amplifier in the plurality of amplifiers comprising a power amplifier that is enabled in the first mode and disabled in the second mode. 6. The apparatus of claim 1, further comprising: a first matching circuit coupled to an input of a first amplifier and a second amplifier in the plurality of amplifiers and to perform input impedance matching for each of the first amplifier and the second amplifier in the first mode; anda second matching circuit coupled to a first switch and a second switch in the plurality of switches and to perform impedance matching in the second mode. 7. The apparatus of claim 1, the output circuit configured to perform output impedance matching and signal combining for each of the plurality of amplifiers in the first mode, receive a plurality of amplified signals and provide the output signal in the first mode, and receive a plurality of bypass signals and provide the output signal in the second mode. 8. The apparatus of claim 1, each amplifier in the plurality of amplifiers comprising a plurality of metal oxide semiconductor (MOS) transistors coupled in a stack, one of the plurality of MOS transistors receives an input signal and another one of the plurality of MOS transistors provides the amplified signal. 9. The apparatus of claim 1, each switch in the plurality of switches comprising: a plurality of metal oxide semiconductor (MOS) transistors coupled in a stack, anda plurality of resistors coupled to the plurality of MOS transistors and to receive a control signal to open or close the switch. 10. The apparatus of claim 1, each matching circuit in the plurality of matching circuits having an output coupled to a common node. 11. The apparatus of claim 1, each of the plurality of amplifiers, the plurality of switches, and the output circuit implemented on one or more integrated circuits. 12. The apparatus of claim 11, the plurality of matching circuits comprising: a first matching circuit coupled to an output an associated amplifier in the plurality of amplifiers; andat least a second matching circuit coupled to an output of an associated amplifier in the plurality of amplifiers, an output of the first matching circuit and an output of the at least a second matching circuit coupled to a common node. 13. The apparatus of claim 1, each matching circuit in the plurality of matching circuits having substantially equal input impedances. 14. The apparatus of claim 1, at least one matching circuit in the plurality of matching circuits having an input impedance different from an input impedance of at least one other matching circuit in the plurality of matching circuits. 15. The apparatus of claim 1, each matching circuit in the plurality of matching circuits coupled in parallel with every other matching circuit in the plurality of matching circuits. 16. A method of performing signal amplification, comprising: amplifying an input signal with a plurality of amplifiers to obtain a plurality of amplified signals in a first mode;bypassing at least one amplifier in the plurality of amplifiers with a switch coupled to an output of the at least one amplifier and providing a bypass signal in a second mode;performing output impedance matching for each amplifier in the plurality of amplifiers with an output circuit including a plurality of matching circuits in the first mode; andconveying an output signal based on the amplified signal in the first mode and based on the bypass signal in the second mode. 17. The method of claim 16, further comprising: performing input impedance matching for each amplifier in the plurality of amplifiers with an associated matching circuit in the first mode; andperforming impedance matching with another matching circuit coupled to the switch in the second mode. 18. The method of claim 16, the performing output impedance matching comprising performing impedance matching between an output impedance of each amplifier in the plurality of amplifiers and a target output impedance of the output circuit. 19. The method of claim 16, the conveying an output signal comprising providing the output signal at a node coupled to an output of each matching circuit in the plurality of matching circuits. 20. An apparatus comprising: means for amplifying an input signal with a plurality of amplifiers to obtain a plurality of amplified signals in a first mode;means for bypassing at least one amplifier in the plurality of amplifiers with a switch coupled to an output of the at least one amplifier and providing a bypass signal in a second mode;means for performing output impedance matching for each amplifier in the plurality of amplifiers with an output circuit including a plurality of matching circuits in the first mode; andmeans for conveying an output signal based on the amplified signal in the first mode and based on the bypass signal in the second mode.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (94)
Stalick Victor J. (Richardson TX), Alarm indications signal detection apparatus.
Vilmur Richard J. (Palatine IL) D\Avello Robert F. (Hoffman Estates IL), Automatic output control circuitry for RF power amplifiers with wide dynamic range.
Weedon Hans (Salem MA) Poulo Louis R. (Andover MA) Sundar Ravindran (Wilmington MA) Jones Mark R. (Wakefield MA) Lee Ching T. (Chelmsford MA), High power solid state R.F. amplifier.
Schuss Jack J. (Newton MA) Maloney Peter R. (Norwood MA) Upton David M. (Mont Vernon NH) McMorrow Robert J. (Lincoln MA), Linear power amplifier for high efficiency multi-carrier performance.
Fanous, Adel; Dauphinee, Leonard; Burns, Lawrence M.; McMullin, Donald, Method and system for implementing autonomous automatic gain control in a low noise broadband distribution amplifier.
Cygan Lawrence F. (Schaumburg IL) Gailus Paul H. (Prospect Heights IL) Turney William J. (Schaumburg IL), Method for a transmitter to compensate for varying loading without an isolator.
Clarke John (Baltimore MD) Faulkner ; Jr. Joseph A. (Ellicott City MD) Sinon Gregory K. (Dayton MD) Misek Brian J. (Pasadena MD) Kositz John E. (Glen Burnie MD), Modular solid state radar transmitter.
Katsuyama Tsutomu (Tokyo JPX) Yoshida Isao (Tokyo JPX) Kanai Toyoo (Tokyo JPX) Taguchi Yasunobu (Tokyo JPX), Output power control circuit for a mobile radio apparatus.
Kibayashi Toshimitsu (Kawasaki JPX) Toda Yoshifumi (Tokyo JPX), Power amplifier device having a plurality of power amplifier units connected in parallel.
Jung, Joo Min; Jeon, Moon Suk; Jung, Sang Hwa; Kim, Jung Hyun, Power amplifier having parallel amplification stages and associated impedance matching networks.
Yamamoto Kazuya (Itami JPX) Tanino Noriyuki (Itami JPX) Umemoto Tetsuya (Itami JPX), Power amplifier including an impedance matching circuit and a switch FET.
Schwent Dale G. (Hoffman Estates IL) Osmani Rashid M. (Carol Stream IL) Weisshappel Robert N. (Barrington IL), Radio frequency signal power amplifier combining network.
Gilhousen Klein S. (San Diego CA) Jacobs Irwin M. (La Jolla CA) Weaver ; Jr. Lindsay A. (San Diego CA), Spread spectrum multiple access communication system using satellite or terrestrial repeaters.
Walczak Thomas J. (Palatine IL) Stone Richard M. (Schaumburg IL) Cristiano Gary M. (Itasca IL), Temperature compensated automatic output control circuitry for RF signal power amplifiers with wide dynamic range.
Kowalewski Rolf Ernst (Palatine IL) Fillingim Steven James (Elk Grove Village IL) Tennant David Thomas (Flossmoor IL) Kirchhoff Kirby Eric (Park Ridge IL), Transmission system.
Jones, Paul D.; Jones, David E.; Southcombe, William David; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Combined RF detector and RF attenuator with concurrent outputs.
Southcombe, William David; Ngo, Christopher Truong; Jones, David E.; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Configurable 2-wire/3-wire serial communications interface.
Levesque, Chris; Southcombe, William David; Jones, David E.; Yoder, Scott; Stockert, Terry J., Direct current (DC)-DC converter having a multi-stage output filter.
Levesque, Chris; Southcombe, William David; Jones, David E.; Yoder, Scott; Stockert, Terry J., Direct current (DC)-DC converter having a multi-stage output filter.
Levesque, Chris; Berchtold, Jean-Christophe; Colles, Joseph Hubert; Deuchars, Robert; Southcombe, William David; Zimlich, David; Jones, David E.; Yoder, Scott; Stockert, Terry J., Dual inductive element charge pump buck and buck power supplies.
Walker, Gregg A.; Jones, David E.; Levesque, Chris; Southcombe, William David; Yoder, Scott; Stockert, Terry J., Dynamic device switching (DDS) of an in-phase RF PA stage and a quadrature-phase RF PA stage.
Jones, David E.; Southcombe, William David; Levesque, Chris; Yoder, Scott; Stockert, Terry J., ESD protection of an RF PA semiconductor die using a PA controller semiconductor die.
Baxter, Brian; Millard, Jason; Arkiszewski, Roman Zbigniew; Selby, Steven, Envelope power supply calibration of a multi-mode radio frequency power amplifier.
Baxter, Brian; Millard, Jason; Arkiszewski, Roman Zbigniew; Selby, Steven, Envelope power supply calibration of a multi-mode radio frequency power amplifier.
Baxter, Brian; Millard, Jason; Arkiszewski, Roman Zbigniew; Selby, Steven, Envelope power supply calibration of a multi-mode radio frequency power amplifier.
Zimlich, David; Berchtold, Jean-Christophe; Colles, Joseph Hubert; Jones, David E.; Levesque, Chris; Southcombe, William David; Yoder, Scott; Stockert, Terry J., Feedback based buck timing of a direct current (DC)-DC converter.
Jones, David E.; Southcombe, William David; Baxter, Brian; Arkiszewski, Roman Zbigniew; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Independent PA biasing of a driver stage and a final stage.
Jones, David E.; Southcombe, William David; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Linear mode and non-linear mode quadrature PA circuitry.
Southcombe, William David; Levesque, Chris; Berchtold, Jean-Christophe; Jones, David E.; Yoder, Scott; Stockert, Terry J., Look-up table based configuration of a DC-DC converter.
Southcombe, William David; Jones, David E.; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Look-up table based configuration of multi-mode multi-band radio frequency power amplifier circuitry.
Williams, Stuart; Baxter, Brian; Hunkele, Brad; Honjo, Hirofumi; Arkiszewski, Roman Zbigniew; Jones, David E.; Levesque, Chris; Southcombe, William David; Yoder, Scott; Stockert, Terry J., PA bias power supply undershoot compensation.
Southcombe, William David; Levesque, Chris; Arkiszewski, Roman Zbigniew; Jones, David E.; Yoder, Scott; Stockert, Terry J., RF PA linearity requirements based converter operating mode selection.
Hietala, Alexander Wayne; Ortiz, Jeffery Peter; Coffman, Timothy Keith, Saturation correction without using saturation detection and saturation prevention for a power amplifier.
Southcombe, William David; Jones, David E.; Liu, Hui; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Selectable PA bias temperature compensation circuitry.
Arkiszewski, Roman Zbigniew; Baxter, Brian; Williams, Stuart; Honjo, Hirofumi; Southcombe, William David; Jones, David E.; Levesque, Chris; Yoder, Scott; Stockert, Terry J., Selecting PA bias levels of RF PA circuitry during a multislot burst.
Berchtold, Jean-Christophe; Levesque, Chris; Southcombe, William David; Jones, David E.; Yoder, Scott; Stockert, Terry J., Snubber for a direct current (DC)-DC converter.
Levesque, Chris; Berchtold, Jean-Christophe; Colles, Joseph Hubert; Deuchars, Robert; Southcombe, William David; Zimlich, David; Jones, David E.; Yoder, Scott; Stockert, Terry J., Voltage compatible charge pump buck and buck power supplies.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.