Optically enhanced holographic interferometric testing methods for the development and evaluation of semiconductor devices, materials, wafers, and for monitoring all phases of development and manufacture
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G01B-011/02
G01B-009/02
G01J-003/45
출원번호
US-0366180
(2012-02-03)
등록번호
US-8462350
(2013-06-11)
발명자
/ 주소
Pfaff, Paul L.
출원인 / 주소
Attofemto, Inc.
대리인 / 주소
Davis Wright Tremaine LLP
인용정보
피인용 횟수 :
6인용 특허 :
100
초록▼
Improved methods and systems for inspection imaging for holographic or interferometric semiconductor test and evaluation through all phases of device development and manufacture. Specifically, systems and methods are disclosed for extending the range of optical holographic interferometric inspection
Improved methods and systems for inspection imaging for holographic or interferometric semiconductor test and evaluation through all phases of device development and manufacture. Specifically, systems and methods are disclosed for extending the range of optical holographic interferometric inspection for testing and evaluating microelectronic devices and determining the interplay of electromagnetic signals and dynamic stresses to the semiconductor material are provided in which an enhanced imaging method provides continuous and varying the magnification of the optical holographic interferometric images over a plurality of interleaved optical pathways and imaging devices. Analysis of one or more holographic interference patterns displays internal and external stresses and the various effects of such stresses upon the operating characteristics of features within the features, interior structures or within the internal surfaces of the semiconductor device at any stage of development or manufacture.
대표청구항▼
1. A method for developing and evaluating semiconductor devices or wafers for manufacture by optically testing and displaying internal stresses of semiconductor devices or wafers and for testing semiconductor devices or wafers while being manufactured, the device or wafer under test being comprised
1. A method for developing and evaluating semiconductor devices or wafers for manufacture by optically testing and displaying internal stresses of semiconductor devices or wafers and for testing semiconductor devices or wafers while being manufactured, the device or wafer under test being comprised a semiconductor conductor material having an interior surface and interior structures, comprising: using a holographic optical interference system with at least one light source, providing at least one light beam of coherent wavelength with a wavelength to which the semiconductor material is at least semi-transparent or transparent, splitting the light beam into a pair of beams, comprising a reference beam and an object beam, imposing the object beam on the exterior surface of the semiconductor material to generate a reflected object beam reflected from the interior structures of the semiconductor material and interior surfaces of the semiconductor material to generate a reflected beam reflected from the interior structures of the semiconductor material, adjusting the angle of incidence of the reference beam relative to the object beam between a plurality of angles with the semiconductor material being in a different state for each angle of the reference beam, imposing the reflected object beam and the reference beam onto one or more detection devices to create a plurality of interference patterns of the reflected object beam with the reflected reference beam, one interference pattern at each of the plurality of angles of the reference beam, varying the magnification of the reference beam relative to the magnification of the object beam, using one or more detection devices to physically record or digitally store the plurality of interference patterns, comparing the plurality of interference patterns to one another to determine and display stress or the effects of such stress and interior structure characteristics within the semiconductor material, device or wafer, and using the plurality of interference patterns to perform at least one of the following:(1) test, shape or determine semiconductor materials, devices, wafers or interior structures, (2) evaluate internal processes in semiconductor materials, devices or wafers, (3) test integrated circuits, devices or materials, (4) determine the effects of electromagnetic signals that act upon or within the semiconductor wafers, devices or processes, or (5) determine the effects of energies or signals acting upon or within the semiconductor materials, devices or wafers. 2. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress, the external stress or the effects of the external stress being produced by imposing incident electric or electromagnetic field or signals upon at least one of the following: the semiconductor material, device or wafer. 3. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress, the external stress or the effects of the external stress being produced by imposing incident voltages or chemical solutions upon at least one of the following: the semiconductor material, device or wafer. 4. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress, the external stress or the effects of the external stress being produced by imposing incident radio waves upon at least one of the following: the semiconductor material, device or wafer. 5. The method of claim 1, wherein at least one or more detector devices records a plurality of interference patterns of a plurality of one or more external stresses or the effects of the external stresses which produce a change in the state of the refractive indexes or birefringence states upon at least one of the following: the semiconductor material, device or wafer. 6. The method of claim 5, wherein at least one of the states of the semiconductor material is a plurality of one or more external stresses or the effects of the external stresses produced by imposing a plurality of electromagnetic radiation stresses or the effects of the external stresses of one or more beams of differing wavelengths shorter than the characteristic threshold upon at least one of the following: the semiconductor material, device or wafer. 7. The method of claim 5, wherein at least one of the states of the semiconductor material is an external stress or the effects of the external stress detected or displayed by means of triggering the recording or storage device of a plurality of interference patterns in synchrony with the imposition of a plurality of one or more external or internal stresses or the effects of said stresses or electromagnetic signals or the effects of the electromagnetic signals or external stresses acting upon at least one of the following: the semiconductor material, device or wafer. 8. The method of claim 7, wherein one or more recording devices simultaneously detect the plurality of interference patterns of one or more external or internal stresses or signals. 9. The method of claim 5, wherein one or more beams incident to the semiconductor material, device or wafer and the interference pattern of each beam are recorded or detected by one or more recording or detector devices. 10. The method of claim 9, wherein the interference pattern of one or more beams are recorded independently of each other and combined together to enhance and display the visibility or contrast of the interference pattern with respect to a feature of at least one of the following: the semiconductor material, device or wafer. 11. The method of claim 1, wherein the magnification of the reference beam is adjusted to be converging or diverging to the object beam to enhance the visibility or contrast of the interference pattern with respect to a feature of at least one of the following: the semiconductor material, device or wafer. 12. The method of claim 1, wherein the angles of the reference beam are adjusted to be converging or diverging to the object beam to enhance the visibility or contrast of the interference pattern with respect to a feature of at least one of the following: the semiconductor material, device or wafer. 13. The method of claim 12, wherein automatic digital signal or image processing displays the plurality of one or more image detection devices simultaneously monitoring at least one of the following: the feature, interior surface or an interior structure. 14. The method of claim 12, wherein automatic digital signal or image processing processes the plurality of interference patterns and displays the plurality of internal stresses or the effects of the internal stresses within at least one of the following: the semiconductor material, feature, interior structure or wafer at a desired stage of development or manufacture. 15. The method of claim 12, wherein the detection device records or digitally stores changes in the plurality of interference patterns to characterize and display at least one of the following: an internal stress, a signal, the effects of the internal stress, the internal effects of a signal, or the external effects of a signal or stress. 16. The method of claim 12, wherein the plurality of one or more interference patterns are compared by digital signal or image processing with an electronic circuit coordinate map to determine and display at least one internal stress or the effects of the internal stress of a feature or the interior surface or structures or external stress or stresses or the effects of the external stress or stresses or signals acting upon at least one of the following: the semiconductor material, device or wafer. 17. The method of claim 16, wherein the comparison of one or more interference patterns displays at least one of the following: the internal stresses, the effects of one or more internal stresses, the effect of electromagnetic signals or operating characteristics of features within the feature, interior structures or internal surfaces of at least one of the following: the semiconductor material, device or wafer. 18. The method of claim 16, wherein by recording or comparing the interference pattern of at least one or more stresses or the effects of said stresses or signals acting upon at least one of the following: the semiconductor material, device or wafer, the interferometric pattern or patterns of differing stress states is determined or displayed. 19. The method of claim 16, wherein by recording at least one or more interference patterns of at least one or a plurality of internal stresses or the effects of said stresses recorded at one or more different angle, for the same object beam, a plurality of interference patterns is obtained or displayed of at least one or a plurality of internal stresses or the effects of the internal stresses or signals within at least one of the following: the semiconductor material, device or wafer. 20. The method of claim 19, wherein analysis of the plurality of interference patterns detected or recorded at different angles generates two-dimensional or three-dimensional information of at least one internal stress or signal acting upon an exterior surface or interior structure or feature within at least one of the following: the semiconductor material, device or wafer. 21. The method of claim 20, wherein analysis of the plurality of interference patterns detected or recorded at different magnifications at each angle generates two-dimensional or three-dimensional information of at least one internal stress or signal or the effects of the internal stress or signal acting upon an exterior surface or interior structure or feature within at least one of the following: the semiconductor material, device or wafer. 22. The method of claim 1, wherein the diameter of the object beam is selected to produce a spatial region on the exterior surface of the semiconductor material larger than the focal or spot size of a single wavelength of the object beam. 23. The method of claim 1, wherein at least one or more detection devices physically records or digitally stores the plurality of interference patterns. 24. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress or signal, the external stress or the effects of said stress or signals being produced by imposing incident radio waves acting upon at least one of the following: the semiconductor material, device or wafer. 25. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress or signal, the external stress or the effects of said stress or signals being produced by imposing incident x-rays acting upon at least one of the following: the semiconductor material, device or wafer. 26. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress or signal, the external stress or the effects of the external stress or signals being produced by incident magnetic fields acting upon at least one of the following: the semiconductor material, device or wafer. 27. The method of claim 1, wherein at least one of the states of the semiconductor material is an external stress, the external stress or the effects of the external stress being produced by incident chemical solutions acting upon at least one of the following: the semiconductor material, device or wafer. 28. The method of claim 1, wherein the magnification of the reference beam is adjusted to be converging or diverging to the object beam to enhance the visibility or contrast of the interference pattern with respect to a feature of the semiconductor material, device or wafer, and wherein automatic digital signal or image processing displays the plurality of one or more image detection devices simultaneously monitoring the feature or internal surface or the effects of signals upon at least one of the following: the semiconductor material, device or wafer. 29. The method of claim 1, wherein the magnification of the reference beam is adjusted to be converging or diverging to the object beam to enhance the visibility or contrast of the interference pattern with respect to a feature of the semiconductor material, device or wafer, and wherein automatic digital signal or image processing processes the plurality of interference patterns and displays the plurality of internal stresses or the effects of the internal stresses or signals within the semiconductor material, device, wafer or feature at a desired stage of development or manufacture. 30. The method of claim 1, wherein the magnification of the reference beam is adjusted to be converging or diverging to the object beam to enhance the visibility or contrast of the interference pattern with respect to a feature of the semiconductor material, device or wafer, and wherein the detection device records or digitally stores changes in the plurality of interference patterns to characterize and display at least one internal stress or the effects of the internal stress, or display and characterize one signal and the effects of the signal. 31. The method of claim 1, wherein the magnification of the reference beam is adjusted to be converging or diverging to the object beam to enhance the visibility or contrast of the interference pattern with respect to a feature of the semiconductor material, device or wafer, and wherein the interference patterns are compared by digital signal or image processing with an electronic circuit coordinate map to determine and display at least one internal stress or the effects of the internal stress of a feature or an interior surface or structures within the semiconductor material or external stress or stresses or signals acting upon at least one of the following: the semiconductor material, device or wafer. 32. A method for developing and evaluating semiconductor devices or wafers for manufacture by optically testing and displaying internal stresses of semiconductor devices or wafers, or testing semiconductor devices or wafers while being manufactured, the device or wafer under test being comprised of a semiconductor material having an exterior surface and interior structures, using a holographic optical interference system with at least one light source providing at least one light beam of coherent wavelength with a wavelength to which the semiconductor material is at least semi-transparent or transparent, the method comprising, imposing the object beam on the exterior surface of the semiconductor material to generate a reflected object beam from the interior structures of the semiconductor material and interior surfaces of the semiconductor material to generate a reflected beam from the interior surfaces of the semiconductor material, adjusting the angle of a reference beam relative to an object beam between a plurality of angles with the semiconductor material being in a different state for each angle of the reference beam, imposing the reflected object beam and the reference beam onto one or more detection devices to create a plurality of interference patterns of the reflected object beam with the reference beam, one at each of the plurality of angles of the reference beam, comparing the plurality of interference patterns to one another to determine characteristics within the semiconductor material, device or wafer, and using the plurality of interference patterns to perform at least one of the following: (1) test, shape or determine the semiconductor materials, devices, wafers or interior structures, (2) evaluate internal processes in semiconductor materials, devices or wafers, (3) test integrated circuits, devices, materials or electromagnetic signals that act upon the semiconductor materials, wafers, devices or processes, and (4) determine effects of stresses, energies or signals acting upon at least one of the following: the semiconductor materials, devices and wafers. 33. A method for optically testing and displaying internal stresses of at least one of the following: a semiconductor material, a semiconductor device, a wafer while being developed and evaluated or manufactured, or displaying the effects of signals acting upon the device or wafer under test being comprised of a semiconductor material having an exterior surface and interior structures, using a holographic optical interference system with at least one light source providing at least one light beam of coherent wavelength with a wavelength to which the semiconductor material is at least semi-transparent or transparent, the method comprising, imposing the object beam on the exterior surface of the semiconductor material to generate a reflected object beam from the interior structures of the semiconductor material and interior surfaces of the semiconductor material to generate a reflected beam from the interior surfaces of the semiconductor material, adjusting the angle of a reference beam relative to an object beam between a plurality of angles with the semiconductor material being in a different state for each angle of the reference beam, imposing the reflected object beam and the reference beam onto one or more detection devices to create or record a plurality of interference patterns of the reflected object beam with the reference beam, one at each of the plurality of angles of the reference beam, comparing the plurality of live or recorded interference patterns to one another to determine at least one characteristic within the semiconductor material, and using the plurality of interference patterns to perform at least one of the following: (1) test, shape or determine the semiconductor materials, devices, wafers or interior structures, (2) evaluate at least one internal process in at least one of the following: the semiconductor material, device or wafer, (3) test at least one of the following: an integrated circuit, a device, a material, an electromagnetic signal acting upon the semiconductor material, wafer, device, the effects of processes upon such, or (4) determine the effects of such energies or stresses or signals acting upon at least one of the following: the semiconductor material, device or wafer. 34. A method for developing and evaluating semiconductor devices or wafers for manufacture by optically testing at least one of the following: a semiconductor device or wafer while being developed and evaluated or manufactured, or displaying the effects of signals acting upon the device or wafer under test being comprised of a semiconductor material having an exterior surface and interior structures, comprising: using a holographic optical interference system with at least one light source providing a light beam of coherent wavelength with a wavelength to which the semiconductor material is semi-transparent or transparent, splitting the light beam into a pair of beams comprising of a reference beam and an object beam, imposing the object beam on the exterior surface of the semiconductor material to generate a reflected object beam reflected from the interior structures of the semiconductor material, adjusting the angle of the reference beam relative to the object beam between a plurality of angles with the semiconductor material being in a different state for each angle of the reference beam, imposing the reflected object beam and the reference beam onto one or more detection device to create or record a plurality of interference patterns of the reflected object beam with the reference beam, one at each of the plurality of angles of the reference beam, comparing the plurality of interference patterns to one another to determine characteristics within the semiconductor device or material, and using the plurality of live or recorded interference patterns to perform at least one of the following: (1) test, shape or determine semiconductor materials, devices, wafers and interior structures, (2) evaluate internal processes or stresses, (3) test the effects of such stresses in semiconductor materials, devices or wafers, (4) test integrated circuits, devices, materials or electromagnetic signals that act upon the semiconductor materials, devices, wafers or processes, and (5) determine the effects of energies or signals acting upon at least one of the following: the semiconductor material, device or wafer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (100)
Lyndin Nikolai Mikhailovich,RUX ; Sychugov Vladimir Alexandrovich,RUX ; Tishchenko Alexander Valentinovich,RUX ; Usievich Boris Alexandrovich,RUX, Analytical methods and apparatus employing an optical sensor device with refractive index modulation.
Auston David H. (Mountainside NJ) Smith Peter R. (New York NY), Apparatus and method for measuring electronic response of high speed devices and materials.
Grunnet-Jepsen, Anders; Johnson, Alan E.; Maniloff, Eric S.; Mossberg, Thomas W.; Munroe, Michael J.; Sweetser, John N., Communication system and apparatus with synchronous orthogonal coding.
Malmberg Paul R. (Pittsburgh PA) Handy Robert M. (Phoenix AZ) Stoneburner Donald F. (Monroeville PA) Green David (Painted Post NY), Contactless test method for integrated circuits.
Malmberg Paul R. (Pittsburgh PA) Handy Robert M. (Phoenix AZ) Stoneburner Donald F. (Monroeville PA) Green David (Painted Post NY), Contactless test method for integrated circuits.
Makki Rafic Z. (Charlotte NC) Daneshvar Kasra (Charlotte NC) Tranjan Farid M. (Charlotte NC) Greene Richard F. (Charlotte NC), Electro-optical method and apparatus for testing integrated circuits.
Beha Johannes G. (Wadenswil NY CHX) Dreyfus Russell W. (Mt. Kisco NY) Kash Jeffrey A. (Pleasantville NY) Rubloff Gary W. (Katonah NY), Full chip integrated circuit tester.
Tuganov, Alexander V.; Rice, Mark S.; McDonald, Mark; Johnson, Brad V.; Lin, Paul Chi-Hwa, Laser apparatus with active thermal tuning of external cavity.
Look David C. (Dayton OH) Pimentel Eileen (Dayton OH), Method and apparatus for measuring photoresistivity and photo hall-effect of semiconductor wafers.
LePage Andrew J. (1500 Skyline Drive Extension ; Apt. #6 Lowell MA 01854), Method and apparatus for non-contact opens/shorts testing of electrical circuits.
Paniccia Mario J. ; Rao Valluri R. M. ; Young Ian A., Method and apparatus for optically modulating light through the back side of an integrated circuit die.
Yi Ding ; Mario J. Paniccia ; Timothy J. Maloney, Method and apparatus for optically modulating light through the back side of an integrated circuit die along the side walls of junctions.
Yi Ding ; Mario J. Paniccia, Method and apparatus for optically modulating light through the back side of an integrated circuit die using a plurality of optical beams.
Haruna Masamitsu,JPX ; Maruyama Hideki,JPX, Method and apparatus for simultaneously interferometrically measuring optical characteristics in a noncontact manner.
Mario J. Paniccia ; Dean A. Samara-Rubio ; Ansheng Liu, Method and apparatus for switching an optical beam by modulating the phase of a portion of the optical beam in a semiconductor substrate.
Heinrich Harley K. (Mulpitas CA) Bloom David M. (Menlo Park CA), Method and means for optical detection of charge density modulation in a semiconductor.
Beha Johannes G. (Waedenswil CHX) Blacha Armin U. (Rueschlikon CHX) Clauberg Rolf (Gattikon CHX) Seitz Hugo K. (Wollerau CHX), Method for contactless testing for electrical opens and short circuits in conducting paths in a substrate.
Beha Johannes G. (Waedenswil DEX) Blacha Armin U. (Rueschlikon DEX) Clauberg Rolf (Gattikon DEX) Seitz Hugo K. (Wollerau DEX), Method for contactless testing of conducting paths in a substrate using photo-assisted tunneling.
Beha Johannes G. (Waedenswil CHX) Blacha Armin U. (Rueschlikon CHX) Clauberg Rolf (Gattikon CHX) Seitz Hugo K. (Wollerau CHX), Method for contactless testing of conducting paths in a substrate using photon-assisted tunneling.
Rao Valluri Ramana M., Method for performing quantitative measurement of DC and AC current flow in integrated circuit interconnects by the measurement of magnetic fields with a magneto optic laser probe.
Burns Daniel J. (Rome NY) Sethares James C. (Burlington MA) Sweet Gerald G. (Rome NY), Method for testing and analyzing surface acoustic wave interdigital transducers.
Mok Fai (4636 Talisman St. Torrance CA 90503) Psaltis Demetri (1075 Mesita Rd. Pasadena CA 91107) Li Hsin-Yu S. (1052 E. Del Mar Blvd Apt. 3 Pasadena CA 91106), Non-destructive readout mechanism for volume holograms using two wavelengths.
Bottka Nicholas (5642 Mt. Burnside Burke VA 22015) Gaskill D. Kurt (3187 Lawson Hill Pl. Alexandria VA 22310) Glosser Robert (2909 Deep Valley Trail Plano TX 75075), Non-destructively measuring local carrier concentration and gap energy in a semiconductor.
Beha Johannes G. (Wadenswil NY CHX) Dreyfus Russell W. (Mt. Kisco NY) Hartstein Allan M. (Chappaqua NY) Rubloff Gary W. (Katonah NY), Photon assisted tunneling testing of passivated integrated circuits.
Trolinger James Davis (Costa Mesa CA) Millerd James Elstin (Huntington Beach CA), Remote measurement of near-surface physical properties using optically smart surfaces.
Doyle Brian S. (Framingham MA) Philipossian Ara (Redwood Shores CA), SOI transistor threshold optimization by use of gate oxide having positive charge.
Henley Francois G. (San Jose CA) Choi Hee-June (Fremont CA) Kratzer Dean J. (Palo Alto CA) Barr Maurice R. (Saratoga CA), Ultra-high-speed digital test system using electro-optic signal sampling.
Pfaff, Paul L., Methods and processes for optical interferometric or holographic test in the development, evaluation, and manufacture of semiconductor and free-metal devices utilizing anisotropic and isotropic materials.
Pfaff, Paul L., Methods for obtaining and analyzing digital interferometric data for computer testing and developing semiconductor and anisotropic devices and materials.
Pfaff, Paul L., Multiple beam transmission interferometric testing methods for the development and evaluation of subwavelength sized features within semiconductor and anisotropic devices.
Pfaff, Paul L., Multiple optical wavelength interferometric testing methods for the development and evaluation of subwavelength sized features within semiconductor devices and materials, wafers, and monitoring all phases of development and manufacture.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.