Universal digital block interconnection and channel routing
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/00
H03K-019/177
출원번호
US-0099334
(2011-05-02)
등록번호
US-8482313
(2013-07-09)
발명자
/ 주소
Snyder, Warren
Sullam, Bert
Mohammed, Haneef
출원인 / 주소
Cypress Semiconductor Corporation
인용정보
피인용 횟수 :
5인용 특허 :
306
초록▼
A programmable routing scheme provides improved connectivity both between Universal Digital Blocks (UDBs) and between the UDBs and other micro-controller elements, peripherals and external Inputs and Outputs (I/Os) in the same Integrated Circuit (IC). The routing scheme increases the number of funct
A programmable routing scheme provides improved connectivity both between Universal Digital Blocks (UDBs) and between the UDBs and other micro-controller elements, peripherals and external Inputs and Outputs (I/Os) in the same Integrated Circuit (IC). The routing scheme increases the number of functions, flexibility, and the overall routing efficiency for programmable architectures. The UDBs can be grouped in pairs and share associated horizontal routing channels. Bidirectional horizontal and vertical segmentation elements extend routing both horizontally and vertically between different UDB pairs and to the other peripherals and I/O.
대표청구항▼
1. An apparatus, comprising: a plurality of digital blocks arranged into one or more pairs;a programmable interconnect matrix including a first set of routing channels that programmably couple at least the two digital blocks of the one or more pairs together and segmentation elements that programmab
1. An apparatus, comprising: a plurality of digital blocks arranged into one or more pairs;a programmable interconnect matrix including a first set of routing channels that programmably couple at least the two digital blocks of the one or more pairs together and segmentation elements that programmably interconnect two or more of the first set of routing channels together; anda micro-controller system programmably coupled to the plurality of digital blocks and to one or more Inputs/Outputs (I/Os) through the programmable interconnect matrix. 2. The apparatus of claim 1, wherein at least one of the plurality of digital blocks is a programmable digital block. 3. The apparatus of claim 1, wherein the micro-controller system comprises: a micro-controller coupled to the programmable interconnect matrix; anda Direct Memory Access (DMA) controller coupled to the programmable interconnect matrix. 4. The apparatus of claim 3, wherein the micro-controller system, the plurality of digital blocks, the one or more I/Os, and the programmable interconnect matrix are all located in a same integrated circuit. 5. The apparatus of claim 1, wherein the micro-controller system comprises: a micro-controller coupled to the programmable interconnect matrix; andan interrupt controller coupled to the programmable interconnect matrix. 6. The apparatus of claim 5, wherein the micro-controller system, the plurality of digital blocks, the one or more I/Os, and the programmable interconnect matrix are all located in a same integrated circuit. 7. The apparatus of claim 1, further comprising a configuration memory coupled to the micro-controller system. 8. The apparatus of claim 1, further comprising a memory device accessible by the micro-controller system to control how the one or more of the plurality of digital blocks connect to the first set of routing channels. 9. The apparatus of claim 8, wherein the memory device is accessible by the micro-controller system to control how the first set of routing channels connect to the segmentation elements. 10. The apparatus of claim 1, wherein the segmentation elements comprises: horizontal segmentation switches that programmably couple together the first set of routing channels in a same row; andvertical segmentation switches that programmably couple together the first set of routing channels in one or more rows through a second set of routing channels. 11. The apparatus of claim 1, further comprising: programmably selectable channel switches configured to connect one or more selectable signals from the plurality of digital bocks to associated ones of the first set of routing channels; andprogrammable tri-state buffers in the segmentation elements configured to selectively couple together and drive signals between the associated ones of the first set of routing channels. 12. A method, comprising: programming an interconnect matrix to connect two or more functional elements to a first set of routing channels, wherein the two or more functional elements are arranged into one or more pairs, the pairs being coupled together through one or more of the first set of routing channels;programming the interconnect matrix to interconnect two or more of the first set of routing channels together;writing, by a micro-controller system, a first set of values into a configuration memory that control connections between the two or more functional elements and the first set of routing channels. 13. The method of claim 12, further comprising: writing, by the micro-controller system, a second set of values into the configuration memory that control the interconnections between the two or more of the first set of routing channels; andwriting, by the micro-controller system, a third set of values into the configuration memory that control the interconnections between the first set of routing channels and a second set of routing channels. 14. The method of claim 13, further comprising programming the interconnect matrix to further connect the two or more of the first set of routing channels to each other through the second set of routing channels. 15. The method of claim 12, wherein the one or more functional elements comprises one or more programmable digital blocks. 16. The method of claim 12, further comprising programming one or more paths through the interconnect matrix that connect one or more external pins or one or more internal functional elements to a same interrupt line on an internal interrupt controller. 17. The method of claim 12, further comprising programming one or more paths through the interconnect matrix that connect one or more external pins or one or more internal functional elements to a same Direct Memory Access (DMA) line on an internal DMA controller. 18. An apparatus, comprising: a plurality of digital blocks arranged into one or more pairs;a programmable interconnect matrix including a first set of routing channels that programmably couple at least the two digital blocks of the one or more pairs together and segmentation elements that programmably interconnect two or more of the first set of routing channels together; anda micro-controller system programmably coupled to the plurality of digital blocks, to at least one Input/Output (I/O), and a fixed function peripheral through the programmable interconnect matrix. 19. The apparatus of claim 18, wherein the micro-controller system comprises: a micro-controller coupled to the programmable interconnect matrix; anda Direct Memory Access (DMA) controller coupled to the programmable interconnect matrix. 20. The apparatus of claim 19, wherein the micro-controller system, the plurality of digital blocks, the I/O port, and the programmable interconnect matrix are all located in a same integrated circuit. 21. The apparatus of claim 18, wherein the micro-controller system comprises: a micro-controller coupled to the programmable interconnect matrix; andan interrupt controller coupled to the programmable interconnect matrix. 22. The apparatus of claim 21, wherein the micro-controller system, the plurality of digital blocks, the I/O port, and the programmable interconnect matrix are all located in a same integrated circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (306)
Cooper Russell E. (Chandler AZ) Ellison Scott (Chandler AZ), Accurate RC oscillator having peak - to - peak voltage control.
Tozun Orhan (Monte Sereno CA) McCune ; Jr. Earl William (Santa Clara CA), Apparatus for reducing jitter of a spectrum spread clock signal and method therefor.
Nunally Patrick O. ; MacCormack David Ross ; Wilson Charles Park ; Winter Gerhard Josef ; Klein Harry Eric ; Nguyen William Thanh ; Lin-Liu Sen ; Nguyen Lyn ; Auyeung Alex Kamlun ; Pedersen ; Jr. Chr, Apparatus having flexible capabilities for analysis of video information.
Getzlaff Klaus J. (Schoenaich DEX) Wille Udo (Holzgerlingen DEX), Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiproces.
Worsley Debra J. (Vista CA) Werstlein Michael T. (Sunnyvale CA) Thaik Richard W. (San Jose CA), Asynchronous processor access to a switch table in a network with isochronous capability.
Anderson ; II Micheil M. ; Bangerter Howard K. ; Borup Marlon T. ; Byer James E. ; Cable Darin L. ; Doxey Ross W. ; Graham Richard S. ; Hale Todd D. ; Hawley Britt J. ; Lamplugh Richard W. ; Pray Ric, Automated test harness.
Allmond David M. ; Whitmire Laura E. ; Nouri Ahmad ; Hoang Thao Minh ; Hoang Hieu M. ; Bennett Arthur T., Automatic communication protocol detection system and method for network systems.
Allmond David M. ; Whitmire Laura E. ; Nouri Ahmad ; Hoang Thao Minh ; Hoang Hieu M. ; Bennett Arthur T., Automatic communication protocol detection system and method for network systems.
Ashmore ; Jr. Benjamin Howard ; Marshall Jeffery Mark ; Moyer Bryon Irwin ; Porter John David ; Schmitz Nicholas A. ; Sharpe-Geisler Bradley A., Block clock and initialization circuit for a complex high density PLD.
Lin Jonathan (Milpitas CA) Peng Jack Z. (San Jose CA) Barsan Radu (Cupertino CA) Mehta Sunil (San Jose CA), CMOS EEPROM cell with tunneling window in the read path.
Sharpe-Geisler Bradley A. (San Jose CA) Lin Jonathan (Milpitas CA) Barsan Radu (Cupertino CA), CMOS memory cell with tunneling during program and erase through the NMOS and PMOS transistors and a pass gate separatin.
Gerpheide George E. (Salt Lake City UT) Layton Michael D. (Salt Lake City UT), Capacitance-based proximity with interference rejection apparatus and methods.
Azegami Kengo,JPX ; Yamashita Koichi,JPX, Chain-connected shift register and programmable logic circuit whose logic function is changeable in real time.
Kowalczyk Robert M. (Chandler AZ) Brown ; III Robert H. (Chandler AZ) Heller Jack W. (Mesa AZ), Circuit for sharing a memory of a microcontroller with an external device.
Ranson Gregory L. ; Bockhaus John W. ; Lesartre Gregg B. ; Knebel Patrick ; Perez Paul L., Circuitry for providing external access to signals that are internal to an integrated circuit chip package.
Fernandes Antonio M., Collaboration centric document processing environment using an information centric visual user interface and information presentation method.
Beasley Danny L. ; Seifert ; Jr. Robert V. ; Lacrampe Paul ; Huffington James C. ; Greene Thomas ; Hafer Kevin J., Computer interconnection system having analog overlay for remote control of the interconnection switch.
Nishibata Motohide,JPX ; Iwamura Yoshiyuki,JPX ; Sumi Fumio,JPX, Debugging apparatus for debugging a program by changing hardware environments without changing program operation state.
Perrott Michael H. ; Sodini Charles G. ; Chandrakasan Anantha P., Digital compensation for wideband modulation of a phase locked loop frequency synthesizer.
Yamaura Shinichi (Kobe JPX) Yoshioka Keiichi (Sanda JPX) Hara Kazuhiko (Ikeda JPX) Katayama Takao (Ikeda JPX), Emulation system for emulating CPU core, CPU core with provision for emulation and ASIC having the CPU core.
Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
Thomsen Carsten ; Kodosky Jeffrey L., Graphical programming system and method including three-dimensional nodes with pre-defined input and output capabilities.
Johnson Thomas M. (Tempe AZ) Bakthavathsalu Aravindh (Chandler AZ) Brunner Richard (Gilbert AZ) Garbus Eliot (Scottsdale AZ) Gillespie Byron (Phoenix AZ) Strazdus Stephen J. (Chandler AZ), In-circuit-emulation event management system.
Hull Richard L. (Chandler AZ) Ellison Ryan Scott (Chandler AZ), Integrated circuit pins configurable as a clock input pin and as a digital I/O pin or as a device reset pin and as a dig.
Bakker Jacobus M. (Eindhoven NLX) Hagedorn Dieter (Hamburg DEX), Integrated microcontroller having a cup-only mode of operation which directly outputs internal timing information for an.
Cheng Yang-Leh ; Cheng Andrew Y., Intelligent real-time graphic-object to database linking-actuator for enabling intuitive on-screen changes and control.
Stansell Galen E. ; Fox J. Kenneth ; Mann Eric N. ; Myers James P. ; Wright Timothy V., Latching inputs and enabling outputs on bidirectional pins with a phase locked loop (PLL) lock detect circuit.
Lee Napoleon W. (Milpitas CA) Ku Wei-Yi (San Jose CA) Nguyen Hy V. (San Jose CA) Diba Sholeh (Los Gatos CA), Method and apparatus for reducing coupling switching noise in interconnect array matrix.
Warren Robert,GBX, Method and device for communicating across a chip boundary including a serial-parallel data packet converter having flow control logic.
Dangelo Carlos ; Watkins Daniel ; Mintz Doron, Method and system for creating and validating low level description of electronic design from higher level, behavior-or.
Rostoker Michael D. ; Dangelo Carlos ; Bair Owen S., Method and system for creating and verifying structural logic model of electronic design from behavioral description, i.
Cohen Leonard George ; Schwartz Morton I. ; Wang Yan ; Yaffe Henry Howard, Method and system for designing and analyzing optical application specific integrated circuits.
Gorczyca Robert ; Rashid Aamir Arshad ; Rodgers Kevin Forress ; Warnsman Stuart ; Weaver Thomas Van, Method and system for dynamically reconfiguring a cluster of computer systems.
Berry Richard Edmond ; Isensee Scott Harlan ; Roberts David John,GBX ; Bardon Didier Daniel, Method and system for providing visual hierarchy of task groups and related viewpoints of a three dimensional environment in a display of a computer system.
Bjorksten Andrew A. ; Zoric Brian A. ; Schmookler Martin S., Method and system for verifying a digital circuit design including dynamic circuit cells that utilize diverse circuit t.
Scalzi Casper Anthony ; Plambeck Kenneth Ernest, Method of executing perform locked operation instructions for supporting recovery of data consistency if lost due to pro.
Alimpich Claudia C. ; Boldt Gerald D. ; Doescher Calvin Larry ; Goddard Joan Stagaman ; Vigil Luana L. ; Vo Minh Trong ; Wittig James Philip, Method, apparatus and application for object selective but global attribute modification.
Kuwahara Kazuyoshi (Kanagawa JPX), Microcomputer free from control of central processing unit (CPU) for receiving and writing instructions into memory inde.
Klapproth Peter (Eindhoven NLX) Zandveld Frederik (Eindhoven NLX) Bakker Jacobus M. (Eindhoven NLX) Van Loo Gerardus C. (Eindhoven NLX), Microcontroller provided with hardware for supporting debugging as based on boundary scan standard-type extensions.
Grimmer ; Jr. George G. ; Rhoades Michael W., Microcontroller with security logic circuit which prevents reading of internal memory by external program.
Agrawal Om P. ; Sharpe-Geisler Bradley A., Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices.
Hunsaker Scott W. (Boulder CO) Kulik ; III Stephan (Louisville CO) Martin Alan D. (Lafayette CO) Totel Craig A. (Westminster CO), Non-invasive software update apparatus.
Callaway ; Jr. Edgar H. (11524 Clear Creek Pl. Boca Raton FL 33428) Pace Gary L. (17640 Lake Park Rd. Boca Raton FL 33487) Hughes James D. (5349 Cedar Lake Rd. #12-26 Boynton Beach FL 33437), Peak and valley signal measuring circuit using single digital-to-analog converter.
Barreras ; Sr. Francisco Jose ; Echarri Guillermo ; Echarri Roberto, Power supply having means for extending the operating time of an implantable medical device.
Bridges Jeffrey Todd ; Green ; III Edward Hammond ; Hofmann Richard Gerard ; Otero David ; Schaffer Mark Michael ; Wilkerson Dennis Charles, Processor local bus posted DMA FlyBy burst transfers.
Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
Lytle Craig S. ; Faria Donald F., Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., Programmable logic integrated circuit with on-chip DLL or PLL for clock distribution.
Marantz Joshua D. ; Selvidge Charley ; Crouch Ken ; Seneski Mark E. ; Kudlugi Muralidhar R. ; Stewart William K., Reconstruction engine for a hardware circuit emulator.
Rosenberg Louis B. (Pleasanton CA) Braun Adam C. (Sunnyvale CA) Schena Bruce M. (Menlo Park CA), Safe and low cost computer peripherals with force feedback for consumer applications.
Burch Richard Gene ; Mozumder Purnendu Kanti, Semiconductor structure design and process visualization through the use of simple process models and intuitive interfac.
Gough John J. (Beith Ayrshire GBX), Signal conditioning apparatus and method exhibiting accurate input impedance and gain characteristics over common mode r.
Wang Steven ; Tseng Ping-Sheng ; Lin Sharon Sheau-Pyng ; Tsay Ren-Song ; Sun Richard Yachyang ; Shen Quincy Kun-Hsu ; Tsai Mike Mon Yen, Simulation server system and method.
Stein Michael Victor (San Jose CA), Supervisory control system for networked multimedia workstations that provides reconfiguration of workstations by remote.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H. ; Nguyen Bai, Synthesis-friendly FPGA architecture with variable length and variable timing interconnect.
Barlow Doug ; Dillaway Blair ; Fox Barbara ; Lipscomb Terry ; Spies Terrence, System and method for configuring and managing resources on a multi-purpose integrated circuit card using a personal computer.
Rostoker Michael D. ; Watkins Daniel R., System and method for creating and validating structural description of electronic system from higher-level and behavior.
Zeanah James ; Abbott Charles ; Boyd Nik ; Cohen Albert ; Cook James ; Grandcolas Michael ; Lan Sikhun ; Lindsley Bonnie ; Markarian Grigor ; Moss Leslie, System and method for delivering financial services.
Gove Robert J. ; Balmer Keith,GBX ; Ing-Simmons Nicholas Kerin,GBX ; Guttag Karl Marion, System and method of memory access in apparatus having plural processors and plural memories.
Anderson Charles R. ; Warfield Robert W. ; Cseri Istvan ; Low Murray K. ; Liaw Weikuo ; Bush Alan M., System and methods for improved spreadsheet interface with user-familiar objects.
Bell James S. ; Tomlinson Franklin D. ; Wason Michael A., System level functional testing through one or more I/O ports of an assembled computer system.
Schutte Herman (Groenewoudseweg 1 Eindhoven NLX), Two-wire bus system comprising a clock wire and a data wire for interconnecting a number of stations and allowing both l.
Stone Maureen C. ; Bier Eric A. ; DeRose Anthony, User-directed method for operating on an object-based model data structure through a second contextual image.
Garlepp Bruno Werner ; Chau Pak Shing ; Donnelly Kevin S. ; Portmann Clemenz ; Stark Donald C. ; Sidiropoulos Stefanos ; Yu Leung ; Lau Benedict Chung-Kwong ; Vu Roxanne, Variable delay element.
LeMoncheck John (El Granada CA) Allen Timothy P. (Los Gatos CA) Steinbach Gunter (Palo Alto CA) Mead Carver A. (Pasadena CA), Writable analog reference voltage storage device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.