A modularized capacitor array includes a plurality of capacitor modules. Each capacitor module includes a capacitor and a switching device that is configured to electrically disconnect the capacitor. The switching device includes a sensing unit configured to detect the level of leakage of the capaci
A modularized capacitor array includes a plurality of capacitor modules. Each capacitor module includes a capacitor and a switching device that is configured to electrically disconnect the capacitor. The switching device includes a sensing unit configured to detect the level of leakage of the capacitor so that the switching device disconnects the capacitor electrically if the leakage current exceeds a predetermined level. Each capacitor module can include a single capacitor plate, two capacitor plates, or more than two capacitor plates. The leakage sensors and switching devices are employed to electrically disconnect any capacitor module of the capacitor array that becomes leaky, thereby protecting the capacitor array from excessive electrical leakage.
대표청구항▼
1. A method of operating a semiconductor structure, said method comprising: providing said semiconductor structure with an array of capacitor modules, wherein each of said capacitor modules comprises a capacitor and a switching device connected to a power supply node, said switching device including
1. A method of operating a semiconductor structure, said method comprising: providing said semiconductor structure with an array of capacitor modules, wherein each of said capacitor modules comprises a capacitor and a switching device connected to a power supply node, said switching device including a first p-type field effect transistor and a second p-type field effect transistor that are connected in a parallel connection between said power supply node and a node of said capacitor that is present within a same capacitor module as said switching device; andturning on said first p-type field effect transistor that is present within said switching device within a selected capacitor module among said array of capacitor modules, wherein a leakage current through said capacitor within said selected capacitor module triggers turning off said second p-type field effect transistor that is present within said selected capacitor module, whereby said capacitor within said selected capacitor module is electrically isolated from said power supply node after said first p-type field effect transistor within said selected capacitor module is turned off. 2. The method of claim 1, further comprising applying a signal pulse of a finite duration to a gate of said first p-type field effect transistor within said selected capacitor module, whereby said first p-type field effect transistor turns on. 3. The method of claim 1, wherein a sensor unit within said switching device within said selected capacitor module is configured to detect said leakage current, said sensor unit is configured to provide a voltage to a gate of said second p-type field effect transistor within said selected capacitor module, and said voltage is determined by said leakage current. 4. The method of claim 3, further comprising elevating a temperature of said capacitor within said selected capacitor module employing a resistor physically located adjacent to said capacitor within said selected capacitor module during a duration of a signal pulse, whereby said leakage current increases with said elevating of said temperature. 5. The method of claim 1, wherein said semiconductor structure is provided such that said switching device includes a sensor unit configured to detect said leakage current through said capacitor within said selected capacitor module. 6. The method of claim 5, further comprising providing a signal pulse of a finite duration to a gate of said first p-type field effect transistor within said selected capacitor module, employing a pulse generator. 7. The method of claim 6, further comprising raising a temperature of said capacitor within said selected capacitor module during said duration of said signal pulse employing a resistor provided within said sensor unit. 8. The method of claim 7, wherein said semiconductor structure is provided such that said resistor within said selected capacitor module is connected to said first p-type field effect transistor within said selected capacitor module in a series connection between said power supply node and another power supply node, and said gate of said first p-type field effect transistor is connected to said pulse generator. 9. The method of claim 1, wherein said semiconductor structure is provided such that a drain of said second p-type field effect transistor within said selected capacitor module, is connected directly to said power supply node, and a source of said second p-type field effect transistor is connected directly to said node of said capacitor within said selected capacitor module. 10. The method of claim 5, wherein said semiconductor structure is provided such that said sensor unit is configured to provide a voltage to a gate of said second p-type field effect transistor within said selected capacitor module, wherein said voltage is determined by said leakage current. 11. The method of claim 5, wherein said semiconductor structure is provided such that said sensor unit within said selected capacitor module comprises an even number of inverters in a series connection located between another node of said capacitor within said selected capacitor module and a gate of said second p-type field effect transistor within said selected capacitor module. 12. A method of operating a semiconductor structure, said method comprising: providing said semiconductor structure with an array of capacitor modules, wherein each of said capacitor modules comprises a capacitor and a switching device connected to a power supply node; andturning on a first component of said switching device within a selected capacitor module among said array of capacitor modules, wherein a leakage current through said capacitor within said selected capacitor module triggers turning off of a second component within said selected capacitor module, whereby said capacitor within said selected capacitor module is electrically isolated from said power supply node after said first component is turned off; andelevating a temperature of said capacitor within said selected capacitor module employing a resistor physically located adjacent to said capacitor within said selected capacitor module during a duration of a signal pulse that turns on said first component, whereby said leakage current increases with said elevating of said temperature. 13. The method of claim 12, wherein said switching device comprises a field effect transistor, as said second component, and a sensor unit configured to detect said leakage current, said sensor unit is configured to provide a voltage to a gate of said field effect transistor, and said voltage is determined by said leakage current. 14. The method of claim 12, wherein said first component is a first p-type field effect transistor, and said method further comprises providing said signal pulse to a gate of said first p-type field effect transistor employing a pulse generator. 15. A method of operating a semiconductor structure, said method comprising: providing said semiconductor structure with an array of capacitor modules, wherein each of said capacitor modules comprises a capacitor and a switching device connected to a power supply node, said switching device includes a set of components comprising a first p-type field effect transistor and a sensor unit configured to detect a leakage current through said capacitor, said sensor unit comprising an even number of inverters in a series connection located between a node of said capacitor and a gate of a second p-type field effect transistor; andturning on said first p-type field effect transistor that is present within said switching device within a selected capacitor module among said array of capacitor modules, wherein said leakage current through said capacitor within said selected capacitor module triggers turning off of said second p-type field effect transistor that is present within said selected capacitor module, whereby said capacitor within said selected capacitor module is electrically isolated from said power supply node after said first p-type field effect transistor is turned off. 16. The method of claim 15, wherein a drain of said second p-type field effect transistor is connected directly to said power supply node, and a source of said second p-type field effect transistor is connected directly to another node of said capacitor within said selected capacitor module. 17. The method of claim 15, wherein said sensor unit is configured to provide a voltage to said gate of said second p-type field effect transistor, wherein said voltage is determined by said leakage current. 18. The method of claim 15, further comprising raising a temperature of said capacitor during a duration of a signal pulse employing a resistor provided within said sensor unit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (27)
Shaari Christopher M., Bandage with external anchor.
Krauter Byron L. ; Lam Chung H. ; Miller Linda A. ; Mittl Steven W. ; Sechler Robert F. ; Stiffler Scott R. ; Thompson Donald L., Electronic switch for decoupling capacitor.
McAllister Michael F. (Clintondale NY) McDonald James A. (Newburgh NY) Robbins Gordon J. (Wappingers Falls NY) Swaminathan Madhavan (Wappingers Falls NY) Wilkins Gregory M. (Poughkeepsie NY), High density memory structure.
Reed Michael A. (Portsmouth NH) Ely Douglas J. (North Andover MA) Farra Robert (Acton MA) Topping Richard F. (Westborough MA), Ice level sensor for an ice maker.
McAllister Michael Ford ; McDonald James Alexander ; Robbins Gordon Jay ; Swaminathan Madhavan ; Wilkins Gregory Martine, Method of constructing an integrated circuit memory.
Shaw David G. (Glens Falls NY) Yializis Angelo (South Glens Falls NY) Strycker Donald S. (Glens Falls NY) Ham Mooyoung (Glens Falls NY), Miniaturized monolithic multi-layer capacitor and apparatus and method for making same.
Tham J.L. Julian ; Bartlett James L. ; Chang Mau Chung F. ; Marcy ; 5th Henry O. ; Mehrotra Deepak ; Pedrotti Kenneth D. ; Pehlke David R. ; Seabury Charles W. ; Yao Jun J., Monolithically integrated switched capacitor bank using micro electro mechanical system (MEMS) technology.
Bonaccio,Anthony R.; Cranford, Jr.,Hayden C.; Iadanza,Joseph A.; Wyatt,Stephen D., Structure and method for providing gate leakage isolation locally within analog circuits.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.