초록 ▼

Hardware and software techniques for interrupt detection and response are provided in a scalable pipelined array processor environment. Utilizing these techniques, a sequential program execution model with interrupts can be maintained in a highly parallel scalable pipelined array processing containi

Hardware and software techniques for interrupt detection and response are provided in a scalable pipelined array processor environment. Utilizing these techniques, a sequential program execution model with interrupts can be maintained in a highly parallel scalable pipelined array processing containing multiple processing elements and distributed memories and register files. When an interrupt occurs, interface signals are provided to all PEs to support independent interrupt operations in each PE dependent upon the local PE instruction sequence prior to the interrupt. Processing/element exception interrupts are supported and low latency interrupt processing is also provided for embedded systems where real time signal processing is required. Further, a hierarchical interrupt structure is used allowing a generalized debug approach using debug interrupts and a dynamic debug monitor mechanism.

대표청구항 ▼

1. A hardware system providing array conditional execution comprising: a sequence processor (SP) controller coupled to an array of two or more processing elements (PEs), wherein the SP controller is configured to distribute a first instruction and then a conditional execute instruction to each PE of

1. A hardware system providing array conditional execution comprising: a sequence processor (SP) controller coupled to an array of two or more processing elements (PEs), wherein the SP controller is configured to distribute a first instruction and then a conditional execute instruction to each PE of the array of two or more PEs;a program settable set condition code (SetCC) register in each PE comprising SetCC bits that are configured to specify a condition as a combination of internal PE flags that are locally set resulting from execution on a functional unit in each PE;a condition generation unit (CGU) in each PE configured to set the condition in a conditional execute flag in response to execution of the first instruction on the functional unit in each PE; andconditional execution control logic in each PE configured to control the functional unit in each PE to execute the conditional execute instruction based on a determination that a state of the conditional execute flag matches a specified state encoded in the conditional execute instruction. 2. The hardware system of claim 1, wherein one or more instructions that do not affect the condition on each PE are distributed for execution to each PE after the first instruction is distributed to each PE and before the conditional execute instruction is distributed to each PE. 3. The hardware system of claim 1 further comprising: SetCC decode logic configured to decode the SetCC bits to determine the combination of internal PE flags. 4. The hardware system of claim 1, wherein the conditional execute instruction is conditionally executed on the array in parallel on the two or more PEs. 5. The hardware system of claim 1, wherein the internal PE flags comprise a carry flag, a negative flag, an overflow flag, and a zero flag determined for each execution operation on the functional unit in each PE. 6. The hardware system of claim 5, wherein each execution operation is associated with a data type specified by the conditional execute instruction. 7. The hardware system of claim 1, wherein the conditional execute flag is a first conditional execute flag selected from a plurality of conditional execute flags and the first instruction is encoded with a first specification to set the first conditional execute flag. 8. The hardware system of claim 1, wherein the conditional execute flag is a first conditional execute flag selected from a plurality of conditional execute flags and the first instruction is encoded with a second specification to individually set each conditional execute flag of the plurality of conditional execute flags, wherein each conditional execute flag is associated with a different data element of a packed data operation. 9. The hardware system of claim 1, wherein the specified state encoded in the conditional execute instruction is a true state indicating the conditional execute instruction is to be executed if the state of the conditional execute flag is true. 10. A method for array conditional execution, the method comprising: distributing a first instruction and then a conditional execute instruction from a sequence processor (SP) controller to each processing element (PE) of an array of two or more PEs;loading set condition code (SetCC) bits in a program settable SetCC register in each PE, wherein the SetCC register is configured to specify a condition as a combination of internal PE flags that are locally resulting from execution on a functional unit in each PE;executing the first instruction on the function unit in each PE to set the condition in a conditional execute flag; andexecuting the conditional execute instruction based on a determination that a state of the conditional execute flag matches a specified state encoded in the conditional execute instruction. 11. The method of claim 10, wherein the conditional execute flag comprises a plurality of data element conditional execute flags, wherein each data element conditional execute flag corresponds with a data element of a packed data operation, andwherein the first instruction is encoded with a specification to individually enable the setting of the data element conditional execute flags according to the number of data element operations specified by the first instruction and whether a condition specified by the first instruction occurs during execution of the corresponding data element operation. 12. The method of claim 11 further comprising: operating on each data element corresponding to a conditional execute flag of the multiple conditional execute flags which has a state that matches a specified state encoded in the conditional execute instruction. 13. The method of claim 12, wherein the specified state encoded in the conditional execute instruction is a false state indicating the conditional execute instruction is to execute on each data element having a corresponding conditional execute flag in the false state. 14. The method of claim 10 further comprising: distributing to each PE one or more instructions for execution that do not affect the condition on each PE after the first instruction and before the conditional execute instruction. 15. The method of claim 10, wherein the SetCC register specifies exceptions to be detected in function units in each PE and once detected forwarded to the SP controller. 16. A method for array conditional execution, the method comprising: receiving a first instruction and then a conditional execute instruction in a first processing element (PE) and a second PE of an array of two or more PEs;executing the first instruction on a function unit in each PE to set a conditional execute indication according to a combination of internal PE flags that are locally set as a side effect of executing the first instruction; andexecuting the conditional execute instruction based on a determination that a state of the conditional execute indication matches a specified state encoded in the conditional execute instruction. 17. The method of claim 16, wherein the combination of internal PE flags is specified by a bit field in a program loaded set condition code (SetCC) register. 18. The method of claim 16, wherein the first instruction is a packed data instruction and the conditional execute indication is a set of conditional execute flags that corresponds to a set of packed data operations specified by the first instruction, wherein each conditional execute flag is associated with a different data element of the packed data operation. 19. The method of claim 18 further comprising: operating on each data element corresponding to a conditional execute flag of the set of conditional execute flags which has a state that matches a specified state encoded in the conditional execute instruction. 20. The method of claim 18, wherein the combination of internal PE flags is a plurality of separate combinations of internal PE flags each of the separate combinations associated with internal PE flags that are locally set as a side effect of operating on each data element of the packed data operation.