Interface structure for channel mobility improvement in high-k metal gate stack
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/02
H01L-021/31
H01L-021/469
출원번호
US-0792242
(2010-06-02)
등록번호
US-8492852
(2013-07-23)
발명자
/ 주소
Chen, Tze-Chiang
Guo, Dechao
Oldiges, Philip J.
Wang, Yanfeng
출원인 / 주소
International Business Machines Corporation
대리인 / 주소
Cantor Colburn LLP
인용정보
피인용 횟수 :
2인용 특허 :
7
초록▼
A gate stack structure for field effect transistor (FET) devices includes a nitrogen rich first dielectric layer formed over a semiconductor substrate surface; a nitrogen deficient, oxygen rich second dielectric layer formed on the nitrogen rich first dielectric layer, the first and second dielectri
A gate stack structure for field effect transistor (FET) devices includes a nitrogen rich first dielectric layer formed over a semiconductor substrate surface; a nitrogen deficient, oxygen rich second dielectric layer formed on the nitrogen rich first dielectric layer, the first and second dielectric layers forming, in combination, a bi-layer interfacial layer; a high-k dielectric layer formed over the bi-layer interfacial layer; a metal gate conductor layer formed over the high-k dielectric layer; and a work function adjusting dopant species diffused within the high-k dielectric layer and within the nitrogen deficient, oxygen rich second dielectric layer, and wherein the nitrogen rich first dielectric layer serves to separate the work function adjusting dopant species from the semiconductor substrate surface.
대표청구항▼
1. A gate stack structure for field effect transistor (FET) devices, comprising: a nitrogen rich first dielectric layer formed over a semiconductor substrate surface;a nitrogen deficient, oxygen rich second dielectric layer formed on the nitrogen rich first dielectric layer, the first and second die
1. A gate stack structure for field effect transistor (FET) devices, comprising: a nitrogen rich first dielectric layer formed over a semiconductor substrate surface;a nitrogen deficient, oxygen rich second dielectric layer formed on the nitrogen rich first dielectric layer, the first and second dielectric layers forming, in combination, a bi-layer interfacial layer;a high-k dielectric layer formed over the bi-layer interfacial layer, wherein both the nitrogen rich first dielectric layer and the nitrogen deficient, oxygen rich second dielectric layer comprising the bi-layer interfacial layer have a lower dielectric constant than the high-k dielectric layer;a metal gate conductor layer formed over the high-k dielectric layer; anda work function adjusting dopant species diffused within the high-k dielectric layer and beyond the high-k dielectric layer and into the nitrogen deficient, oxygen rich second dielectric layer disposed below the high-k dielectric layer, and wherein the nitrogen rich first dielectric layer serves to separate the work function adjusting dopant species from the semiconductor substrate surface. 2. The structure of claim 1, wherein the work function adjusting dopant species comprises a lanthanide series metal. 3. The structure of claim 1, wherein the work function adjusting dopant species comprises one or more of: lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu), and hafnium (Hf). 4. The structure of claim 1, wherein the nitrogen rich first dielectric layer comprises one or more of silicon nitride (SiN) and silicon oxynitride (SiON). 5. The structure of claim 1, wherein the nitrogen deficient, oxygen rich second dielectric layer comprises one of an ozone layer and an oxide layer. 6. The structure of claim 1, wherein the high-k dielectric layer has a dielectric constant of about 4.0 or higher. 7. The structure of claim 1, wherein the high-k dielectric layer has a dielectric constant of about 7.0 or higher. 8. The structure of claim 6, wherein the high-k dielectric layer comprises one or more of: hafnium oxide (HfO2), hafnium orthosilicate (HfSiO4), zirconium dioxide (ZrO2), aluminum oxide (Al2O3), titanium dioxide (TiO2), lanthanum oxide (La2O3), strontium titanate (SrTiO3), lanthanum aluminate (LaAlO3), cerium oxide (CeO2), yttrium oxide (Y2O3) and combinations thereof. 9. The structure of claim 1, wherein the metal gate conductor layer comprises one or more of: tungsten (W), tantalum (Ta), aluminum (Al), ruthenium (Ru), platinum (Pt), etc, or any electrically conductive compound including, but not limited to titanium nitride (TiN), tantalum nitride (TaN), nickel silicide (NiSi), nickel-platinum silicide (NiPtSi), titanium nitride (TiN), tantalum nitride (TaN), titanium carbide (TiC), tantalum carbide (TaC), tantalum carbide oxynitride (TaCNO), ruthenium oxide (RuO2), and combinations thereof. 10. The structure of claim 1, wherein the substrate comprises one or more of: silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon carbide (SiC), silicon germanium carbide (SiGeC), gallium arsenide (GaAs), gallium nitride (GaN), indium arsenide (InAs), and indium phosphide (InP). 11. A high-k metal gate stack structure for field effect transistor (FET) devices, comprising: a nitrogen rich first dielectric layer formed over a semiconductor substrate surface;a nitrogen deficient, oxygen rich second dielectric layer formed on the nitrogen rich first dielectric layer, the first and second dielectric layers forming, in combination, a bi-layer interfacial layer;a hafnium based, high-k dielectric layer formed over the bi-layer interfacial layer, wherein both the nitrogen rich first dielectric layer and the nitrogen deficient, oxygen rich second dielectric layer comprising the bi-layer interfacial layer have a lower dielectric constant than the hafnium based high-k dielectric layer;a metal gate conductor layer formed over the high-k dielectric layer; anda lanthanum dopant species diffused within the high-k dielectric layer and beyond the high-k dielectric layer and into the nitrogen deficient, oxygen rich second dielectric layer disposed below the high-k dielectric layer, forming a high-k lanthanum oxide therein, and wherein the nitrogen rich first dielectric layer serves to separate the high-k lanthanum oxide from the semiconductor substrate surface. 12. The structure of claim 11, wherein the nitrogen rich first dielectric layer comprises one or more of silicon nitride (SiN) and silicon oxynitride (SiON). 13. The structure of claim 11, wherein the nitrogen deficient, oxygen rich second dielectric layer comprises one of an ozone layer and an oxide layer. 14. The structure of claim 11, wherein the high-k dielectric layer has a dielectric constant of about 7.0 or higher. 15. The structure of claim 14, wherein the high-k dielectric layer comprises one or more of: hafnium oxide (HfO2) and hafnium orthosilicate (HfSiO4). 16. The structure of claim 11, wherein the metal gate conductor layer comprises one or more of: tungsten (W), tantalum (Ta), aluminum (Al), ruthenium (Ru), platinum (Pt), etc, or any electrically conductive compound including, but not limited to titanium nitride (TiN), tantalum nitride (TaN), nickel silicide (NiSi), nickel-platinum silicide (NiPtSi), titanium nitride (TiN), tantalum nitride (TaN), titanium carbide (TiC), tantalum carbide (TaC), tantalum carbide oxynitride (TaCNO), ruthenium oxide (RuO2), and combinations thereof. 17. The structure of claim 11, wherein the substrate comprises one or more of: silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon carbide (SiC), silicon germanium carbide (SiGeC), gallium arsenide (GaAs), gallium nitride (GaN), indium arsenide (InAs), and indium phosphide (InP). 18. A method of forming gate stack structure for field effect transistor (FET) devices, the method comprising: forming a nitrogen rich first dielectric layer over a semiconductor substrate surface;forming a nitrogen deficient, oxygen rich second dielectric layer on the nitrogen rich first dielectric layer, the first and second dielectric layers defining, in combination, a bi-layer interfacial layer;forming a high-k dielectric layer over the bi-layer interfacial layer, wherein both the nitrogen rich first dielectric layer and the nitrogen deficient, oxygen rich second dielectric layer comprising the bi-layer interfacial layer have a lower dielectric constant than the high-k dielectric layer;forming a metal gate conductor layer over the high-k dielectric layer; anddiffusing a work function adjusting dopant species within the high-k dielectric layer and beyond the high-k dielectric layer and into the nitrogen deficient, oxygen rich second dielectric layer disposed below the high-k dielectric layer, and wherein the nitrogen rich first dielectric layer serves to separate the work function adjusting dopant species from the semiconductor substrate surface. 19. The method of claim 18, wherein the work function adjusting dopant species comprises a lanthanide series metal. 20. The method of claim 18, wherein the work function adjusting dopant species comprises one or more of: lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu), and hafnium (Hf). 21. The method of claim 18, wherein the nitrogen rich first dielectric layer comprises one or more of silicon nitride (SiN) and silicon oxynitride (SiON). 22. The method of claim 18, wherein the nitrogen deficient, oxygen rich second dielectric layer comprises one of an ozone layer and an oxide layer. 23. The method of claim 18, wherein the high-k dielectric layer has a dielectric constant of about 4.0 or higher. 24. The structure of claim 11, wherein the nitrogen rich first dielectric layer comprises one or more of silicon nitride (SiN) and silicon oxynitride (SiON). 25. The method of claim 23, wherein the high-k dielectric layer comprises one or more of: hafnium oxide (HfO2), hafnium orthosilicate (HfSiO4), zirconium dioxide (ZrO2), aluminum oxide (Al2O3), titanium dioxide (TiO2), lanthanum oxide (La2O3), strontium titanate (SrTiO3), lanthanum aluminate (LaAlO3), cerium oxide (CeO2), yttrium oxide (Y2O3) and combinations thereof. 26. The method of claim 18, wherein the metal gate conductor layer comprises one or more of: tungsten (W), tantalum (Ta), aluminum (Al), ruthenium (Ru), platinum (Pt), etc, or any electrically conductive compound including, but not limited to titanium nitride (TiN), tantalum nitride (TaN), nickel silicide (NiSi), nickel-platinum silicide (NiPtSi), titanium nitride (TiN), tantalum nitride (TaN), titanium carbide (TiC), tantalum carbide (TaC), tantalum carbide oxynitride (TaCNO), ruthenium oxide (RuO2), and combinations thereof. 27. The method of claim 18, wherein the substrate comprises one or more of: silicon (Si), germanium (Ge), silicon germanium (SiGe), silicon carbide (SiC), silicon germanium carbide (SiGeC), gallium arsenide (GaAs), gallium nitride (GaN), indium arsenide (InAs), and indium phosphide (InP). 28. The method of claim 18, further comprises depositing the work function adjusting dopant species after forming the high-k dielectric layer. 29. The method of claim 18, further comprises depositing the work function adjusting dopant species prior to forming the high-k dielectric layer. 30. The method of claim 18, further comprises depositing the work function adjusting dopant species concurrently with forming the high-k dielectric layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (7)
Kizilyalli Isik C. ; Ma Yi ; Merchant Sailesh Mansinh ; Roy Pradip Kumar, Gate structure for integrated circuit fabrication.
Buchanan, Douglas A.; Callegari, Alessandro C.; Gribelyuk, Michael A.; Jamison, Paul C.; Neumayer, Deborah Ann, High mobility FETS using A1203 as a gate oxide.
Belyansky, Michael P.; Chidambarrao, Dureseti; Dokumaci, Omer H.; Doris, Bruce B.; Gluschenkov, Oleg, Structure and method to improve channel mobility by gate electrode stress modification.
Cartier, Eduard A.; Copel, Matthew W.; Doris, Bruce B.; Jammy, Rajarao; Kim, Young Hee; Linder, Barry P.; Narayanan, Vijay; Paruchuri, Vamsi K.; Wong, Keith Kwong Hon, Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled CMOS devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.