IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0267638
(2005-11-04)
|
등록번호 |
US-8493396
(2013-07-23)
|
발명자
/ 주소 |
- Karandikar, Ashish
- Gadre, Shirish
- Lew, Stephen D.
- Cheng, Christopher T.
|
출원인 / 주소 |
|
인용정보 |
피인용 횟수 :
2 인용 특허 :
150 |
초록
▼
A multidimensional datapath processing system for a video processor for executing video processing operations. The video processor includes a scalar execution unit configured to execute scalar video processing operations and a vector execution unit configured to execute vector video processing opera
A multidimensional datapath processing system for a video processor for executing video processing operations. The video processor includes a scalar execution unit configured to execute scalar video processing operations and a vector execution unit configured to execute vector video processing operations. A data store memory is included for storing data for the vector execution unit. The data store memory includes a plurality of tiles having symmetrical bank data structures arranged in an array. The bank data structures are configured to support accesses to different tiles of each bank.
대표청구항
▼
1. A multidimensional datapath processing system for a video processor for executing video processing operations, comprising: a scalar execution unit configured to execute scalar video processing operations;a vector execution unit configured to execute vector video processing operations;a data store
1. A multidimensional datapath processing system for a video processor for executing video processing operations, comprising: a scalar execution unit configured to execute scalar video processing operations;a vector execution unit configured to execute vector video processing operations;a data store memory for storing data for the vector execution unit, wherein the data store memory comprises a plurality of tiles comprising symmetrical bank data structures arranged in an array, and wherein the bank data structures are configured to support unaligned accesses to different tiles of each bank, wherein the support of unaligned accesses to different tiles of each bank prevents data collisions. 2. The system of claim 1, wherein each of the bank data structures includes a plurality of tiles arranged in a 4×4 pattern. 3. The system of claim 1, wherein each of the bank data structures includes a plurality of tiles arranged in a 8×8, 8×16, or 16×24 pattern. 4. The system of claim 1, wherein the bank data structures are configured to support accesses to different tiles of each bank data structure, and wherein at least one access to two adjacent bank data structures comprising a row of tiles of the two bank data structures. 5. The system of claim 1, wherein the tiles are configured to support accesses to different tiles of each bank data structure, and wherein at least one access is to two adjacent bank data structures comprising column of tiles of the two adjacent bank data structures. 6. The system of claim 1, further comprising: a crossbar coupled to the data store and for selecting a configuration for accessing tiles of the plurality of bank data structures. 7. The system of claim 6, wherein the crossbar accesses the tiles of the plurality of bank data structures to supply data to a vector datapath on a per clock basis. 8. The system of claim 7, further comprising a collector for receiving the tiles of the plurality of bank data structures accessed by the crossbar and providing the tiles to a front end of the vector datapath on a per clock basis. 9. A method for multidimensional datapath processing system in a video processor for executing video processing operations, comprising: executing scalar video processing operations by using a scalar execution unit;executing vector video processing operations by using a vector execution unit;storing data for the vector execution unit by using a data store memory, wherein the data store memory comprises a plurality of tiles comprising symmetrical bank data structures arranged in an array, and wherein the bank data structures are configured to support unaligned accesses to different tiles of each bank, wherein the support of unaligned accesses to different tiles of each bank prevents data collisions. 10. The method of claim 9, wherein each of the bank data structures includes a plurality of tiles arranged in a 4×4 pattern. 11. The method of claim 9, wherein each of the bank data structures includes a plurality of tiles arranged in a 8×8, 8×16, or 16×24 pattern. 12. The method of claim 9, wherein the bank data structures are configured to support accesses to different tiles of each bank data structure, and wherein at least one access is to two adjacent bank data structures comprising a row of tiles of the two bank data structures. 13. The method of claim 9, wherein the tiles are configured to support accesses to different tiles of each bank data structure, and wherein at least one access is to two adjacent bank data structures comprising a column of tiles of the two adjacent bank data structures. 14. The method of claim 9, further comprising: selecting a configuration for accessing tiles of the plurality of bank data structures by using a crossbar coupled to the data store. 15. The method of claim 14, wherein the crossbar accesses the tiles of the plurality of bank data structures to supply data to a vector datapath on a per clock basis. 16. The method of claim 15, further comprising: receiving the tiles of the plurality of bank data structures accessed by the crossbar by using a collector; andproviding the tiles to a front end of the vector datapath on a per clock basis. 17. A system for multidimensional datapath processing to support video processing operations, comprising: a motherboard;a host CPU coupled to the motherboard;a video processor coupled to the motherboard and coupled to the CPU, comprising:a scalar execution unit configured to execute scalar video processing operations;a vector execution unit configured to execute vector video processing operations;a data store memory for storing data for the vector execution unit, wherein the data store memory comprises a plurality of tiles comprising symmetrical bank data structures arranged in an array, and wherein the bank data structures are configured to support unaligned accesses to different tiles of each bank, wherein the support of unaligned accesses to different tiles of each bank prevents data collisions. 18. The system of claim 17, wherein each of the bank data structures includes a plurality of tiles arranged in a 4×4 pattern. 19. The system of claim 17, wherein each of the bank data structures includes a plurality of tiles arranged in a 8×8, 8×16, or 16×24 pattern. 20. The system of claim 17, wherein the bank data structures are configured to support accesses to different tiles of each bank data structure, and wherein at least one access is to two adjacent bank data structures comprising a row of tiles of the two bank data structures. 21. The system of claim 17, wherein the tiles are configured to support accesses to different tiles of each bank data structure, and wherein at least one access is to two adjacent bank data structures comprising a column of tiles of the two adjacent bank data structures. 22. The system of claim 17, further comprising: a crossbar coupled to the data store and for selecting a configuration for accessing tiles of the plurality of bank data structures. 23. The system of claim 22, wherein the crossbar accesses the tiles of the plurality of bank data structures to supply data to a vector datapath on a per clock basis. 24. The system of claim 23, further comprising a collector for receiving the tiles of the plurality of bank data structures accessed by the crossbar and providing the tiles to a front end of the vector datapath on a per clock basis. 25. The system of claim 17, wherein said plurality of tiles each comprise an array of subtiles and wherein said subtiles are organized such that there is no common bank in a 2×2 arrangement of subtiles.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.