$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus and method for adaptive multimedia reception and transmission in communication environments 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/177
  • G06F-015/00
  • G06F-015/76
출원번호 US-0116604 (2008-05-07)
등록번호 US-8504659 (2013-08-06)
발명자 / 주소
  • Master, Paul L.
  • Uvacek, Bohumir
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Nixon Peabody LLP
인용정보 피인용 횟수 : 0  인용 특허 : 83

초록

The present invention provides a method and apparatus for configuration of adaptive integrated circuitry, to provide one or more operating modes or other functionality in a communication device, such as a cellular telephone, a GSM telephone, another type of mobile telephone or mobile station, or any

대표청구항

1. An apparatus for performing adaptive multimedia functions, the apparatus comprising: a configurable logic computational unit including a first plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation, the logic computational unit con

이 특허에 인용된 특허 (83)

  1. Ahmavaara, Kalle, Access system for an access network.
  2. Glier Michael T. (Chepachet RI) Cole John (Northboro MA) Laird Mark (Milford MA), Adaptive classifier having multiple subnetworks.
  3. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  4. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas, Adaptive, multimode rake receiver for dynamic search and multipath reception.
  5. Master,Paul L.; Uvacek,Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  6. David Lee TW; Cheng-Wang Huang TW, Apparatus and method for serial data communication between plurality of chips in a chip set.
  7. Lipovski G. Jack (Austin TX), Apparatus and method for video decoding.
  8. Master, Paul L.; Watson, John, Apparatus, method and system for generating a unique hardware adaptation inseparable from correspondingly unique content.
  9. Master,Paul L.; Watson,John, Apparatus, method and system for generating a unique hardware adaptation inseparable from correspondingly unique content.
  10. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  11. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  12. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Robert Fu ; David D. Eaton ; Kevin K. Yee ; Andrew K. Chan, Architecture for field programmable gate array.
  14. Estes Mark D., Associative network method and apparatus.
  15. Eriksson, H.ang.kan Bengt; Gustafsson, Kjell Berthold; Dent, Paul Wilkinson, Automatic gain control for slotted mode operation.
  16. Kim Su Hwan,KRX ; Bae Seong Ok,KRX, Bit-pattern detector.
  17. Fishman, Neil; Kadyk, Don; Curtis, Brent; Seinfeld, Marc; Ledsome, Mark, Caching transformed content in a mobile gateway.
  18. Martin Bryan R. ; Barraclough Keith, Communication interface between remote transmission of both compressed video and other data and data exchange with local peripherals.
  19. Bretscher John, Computer system architecture and method for multi-user, real-time applications.
  20. Brian C. Faith ; Thomas Oelsner GB; Gary N. Lai, Configurable computational unit embedded in a programmable device.
  21. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  22. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
  23. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
  24. Segal, Oren; Avital, Yaniv; Moshe, Moshe; Reshef, Ehud, Data transfer scheme in a communications system incorporating multiple processing elements.
  25. Bakhmutsky Michael, Device and method for pair-match Huffman transcoding and high-performance variable length decoder with two-word bit st.
  26. Pian Chao-Kuang (Anaheim CA) Nguyen Minh-Tram D. (Anaheim CA) Posch Theodore E. (Fullerton CA) Juhre Jeffrey E. (Arlington Heights IL), Distributed data driven process.
  27. Kogge Peter M. (Endicott NY), Dynamic multi-mode parallel processing array.
  28. Langhammer,Martin, Efficient method for traceback decoding of trellis (Viterbi) codes.
  29. Hocevar, Dale E.; Defosseux, Raphael; Laine, Armelle, Enhanced viterbi decoder for wireless applications.
  30. Fallside Hamish T. ; Smith Michael J. S., FPGA-based communications access point and system for reconfiguration.
  31. Cloutier Jocelyn, FPGA-based processor.
  32. Dowling,Eric Morgan, Federated multiprotocol communication.
  33. Kundu, Arunangshu; Goldfein, Arnold; Plants, William C.; Hightower, David, Field programmable gate array and microcontroller system-on-a-chip.
  34. Dave Bharat P. ; Jha Niraj K., Hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems.
  35. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James, Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements.
  36. Kim Su Hwan,KRX ; Bae Seong Ok,KRX, High speed variable length code decoder.
  37. Kim Su Hwan,KRX ; Bae Seong Ok,KRX, High speed variable length code decoder.
  38. Shunichi Sekiguchi JP; Kohtaro Asai JP; Tokumichi Murakami JP; Hirofumi Nishikawa JP; Shinichi Kuroda JP; Yoshimi Isu JP; Yuri Hasegawa JP, Image encoder, image decoder, image encoding method, image decoding method and image encoding/decoding system.
  39. Morrow Glenn Charles ; Qaddoura Emad Abdel-Lateef ; Derrick Charles James ; Pecot Kenneth W. ; Thadasina Nivedan ; Jain Nikhil ; Landgren Patricia Ann ; Fink Bradley A., Integrated cellular voice and digital packet data telecommunications systems and methods for their operation.
  40. Warren, Robert, Integrated circuit with multiple processing cores.
  41. Mark Jamtgaard ; Jacob Sullivan ; Tyler Kohn, Intelligent harvesting and navigation system and method.
  42. Grilli, Francesco; Jain, Avinash; Gardner, William, Intersystem base station handover.
  43. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Mapping requests from a processing unit that uses memory-mapped input-output space.
  44. Administration, with respect to an invention of; Fung, Lai-Wo, Massively parallel processor computer.
  45. Zemlyak, Boris; Cohen, Ariel, Master/slave processor memory inter accessability in an integrated embedded system.
  46. Fernando John S. ; Thurnhofer Stefan, Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths.
  47. Semal, Pierre, Method and apparatus for interconnecting token ring lans operating in ATM.
  48. Jossef,Abraham; Davidson,Ron Yaacov; Levin,Raviv; Hect,Itay, Method and apparatus for signal detection and jamming.
  49. Bruce V. Schwartz ; Russell S. Greer ; Stephen S. Boyle ; Mark A. Fox ; Alain S. Rossmann ; Mark G. Lentczner ; Andrew L. Laursen ; Brad E. Sandman, Method and architecture for interactive two-way communication devices to interact with a network.
  50. Pan, Feng, Method and system for computing 8×8 DCT/IDCT and a VLSI implementation.
  51. Master, Paul; Watson, John, Method and system for increasing availability and proximity of base stations for cellular communications via mobile base stations.
  52. Peter C. Bradley, Method for optimizing communication speed between processors.
  53. Kahan Gary (444 Neptune Ave. Brooklyn NY 11224), Method of and apparatus for decoding Huffman or variable-length coees.
  54. Pechanek Gerald G. ; Revilla Juan Guillermo ; Barry Edwin F., Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor.
  55. Ehlig,Peter N.; Boutaud,Frederic; Hollander,James F., Microphone/speaker system with context switching in processor.
  56. Carter William S. (Santa Clara CA), Microprocessor oriented configurable logic element.
  57. Leung Wu-Hon F. (Downers Grove IL) Morgan Michael J. (Warrenville IL) Tu Shi-Chuan (Lisle IL), Multi-media virtual circuit.
  58. Schunk, Richard; Young, Desmond, Multi-service network switch with quality of access.
  59. Yamamoto Mitsuru,JPX ; Mashimo Hiroshi,JPX, Network system and terminal apparatus.
  60. Row Edward John ; Boucher Laurence B. ; Pitts William M. ; Blightman Stephen E., Parallel I/O network file server architecture.
  61. Gifford David K. (Cambridge MA), Parallel processing system with processor array and network communications system for transmitting messages of variable.
  62. Bishop Chapman Brock ; Eli Chiprout ; Elmootazbellah Nabil Elnozahy ; David Brian Glasco ; Ramakrishnan Rajamony ; Freeman Leigh Rawson, III ; Ronald Lynn Rockhold, Performance monitoring in a NUMA computer.
  63. Ooi Yasushi,JPX, Picture coding apparatus.
  64. Mar, Monte, Programmable analog system architecture.
  65. Brown Glen W., Programmable data flow processor for performing data transfers.
  66. Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array.
  67. Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA), Programmable logic cell and array with bus repeaters.
  68. Hinedi Sami M. ; Griep Karl R. ; Million Samson, Punctured serial concatenated convolutional coding system and method for low-earth-orbit satellite data communication.
  69. Shogo Nakaya JP, Reconfigurable device having programmable interconnect network suitable for implementing data paths.
  70. Knutson Paul G. (Indianapolis IN), Reconfigurable programmable digital filter architecture useful in communication receiver.
  71. Hudson Michael ; Moore Daniel L., Redefinable signal processing subsystem.
  72. Trimberger Stephen M., Reprogrammable instruction set accelerator.
  73. Karen W. Halford ; Gayle Patrick Martin ; Julian Bartow Willingham ; Mark A. Webster ; Gregory S. Sinclair, Selective modification of antenna directivity pattern to adaptively cancel co-channel interference in TDMA cellular communication system.
  74. Tufts Donald W. (Greenwich RI), Signal processing apparatus and method for iteratively determining Arithmetic Fourier Transform.
  75. Dowling, Eric M., Split embedded DRAM processor.
  76. Henrique S. Malvar, System and method for producing modulated complex lapped transforms.
  77. Golin Stuart J., Table-driven statistical decoder.
  78. Thomas Richard James,GBX, Traceback stage for a viterbi decoder.
  79. Miller Charles F. ; Mondal Kalyan ; Lui James C., Trellis decoder for real-time video rate decoding and de-interleaving.
  80. Hoang Dzung, Unsampled hd MPEG video and half-pel motion compensation.
  81. Son Jae Cheol, Variable length code detection in a signal processing system.
  82. Furtek Frederick C. (Menlo Park CA) Camarota Rafael C. (San Jose CA), Versatile programmable logic cell for use in configurable logic arrays.
  83. Frank,Michael; Root,Gary; Selvaggi,Richard J., Video processor with composite graphics and video picture elements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로