Chip structure and process for forming the same
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/42
H01L-023/52
H01L-029/40
출원번호
US-0191356
(2011-07-26)
등록번호
US-8546947
(2013-10-01)
우선권정보
TW-90130876 A (2001-12-13); TW-90131030 A (2001-12-14); TW-90131796 A (2001-12-21)
발명자
/ 주소
Lee, Jin-Yuan
Lin, Mou-Shiung
Huang, Ching-Cheng
출원인 / 주소
Megica Corporation
대리인 / 주소
Seyfarth Shaw LLP
인용정보
피인용 횟수 :
0인용 특허 :
198
초록▼
A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first
A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer. The second built-up layer is provided with a second dielectric body and a second interconnection scheme, wherein the second interconnection scheme interlaces inside the second dielectric body and is electrically connected to the first interconnection scheme. The second interconnection scheme is constructed from at least one second metal layer and at least one via metal filler, wherein the second metal layer is electrically connected to the via metal filler. The thickness, width, and cross-sectional area of the traces of the second metal layer are respectively larger than those of the first metal layers.
대표청구항▼
1. A chip comprising: a silicon substrate;a metallization structure over said silicon substrate, wherein said metallization structure comprises a first copper layer, a second copper layer over said first copper layer, and a copper plug between said first and second copper layers, wherein said second
1. A chip comprising: a silicon substrate;a metallization structure over said silicon substrate, wherein said metallization structure comprises a first copper layer, a second copper layer over said first copper layer, and a copper plug between said first and second copper layers, wherein said second copper layer is connected to said first copper layer through said copper plug;a first dielectric layer between said first and second copper layers, wherein said copper plug is in said first dielectric layer;an insulating layer over said silicon substrate, said first dielectric layer and said metallization structure, wherein a first opening in said insulating layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening;a first metal layer on said first contact point and over said insulating layer, wherein said first metal layer comprises a first conductive layer and an aluminum layer on said first conductive layer;a second dielectric layer over said first metal layer and said insulating layer, wherein a second opening in said second dielectric layer is over a second contact point of said first metal layer; anda second metal layer over said second contact point and said second dielectric layer, wherein said second metal layer comprises a second conductive layer and a gold-containing layer over said second conductive layer, wherein said second metal layer is connected to said second contact point through said second opening. 2. The chip of claim 1, wherein said first conductive layer comprises titanium. 3. The chip of claim 1, wherein said second dielectric layer comprises a polymer layer. 4. The chip of claim 1, wherein said insulating layer comprises silicon nitride. 5. The chip of claim 1, wherein said insulating layer comprises silicon oxide. 6. The chip of claim 1 further comprising a polymer layer between said first metal layer and said insulating layer. 7. The chip of claim 1, wherein said second metal layer is configured to be connected to an external circuit by a tape-automated-bonding type. 8. The chip of claim 1, wherein said second metal layer is configured to be connected to an external circuit by a flip-chip type. 9. The chip of claim 1, wherein said second metal layer is configured to be connected to an external circuit by a wire-bonding type. 10. The chip of claim 1, wherein said first opening has a width between 0.5 and 20 micrometers. 11. The chip of claim 1, wherein said second conductive layer further comprises a titanium-containing layer. 12. A chip comprising: a silicon substrate;a metallization structure over said silicon substrate, wherein said metallization structure comprises a first copper layer, a second copper layer over said first copper layer, and a copper plug between said first and second copper layers, wherein said second copper layer is connected to said first copper layer through said copper plug;a first dielectric layer between said first and second copper layers, wherein said copper plug is in said first dielectric layer;an insulating layer over said silicon substrate, said first dielectric layer and said metallization structure, wherein a first opening in said insulating layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening;a first metal layer on said first contact point and over said insulating layer, wherein said first metal layer comprises a first conductive layer and an aluminum layer on said first conductive layer;a second dielectric layer over said first metal layer and said insulating layer, wherein a second opening in said second dielectric layer is over a second contact point of said first metal layer; anda second metal layer over said second contact point and said second dielectric layer, wherein said second metal layer comprises a second conductive layer and a third copper layer over said second conductive layer, wherein said second metal layer is connected to said second contact point through said second opening. 13. The chip of claim 12, wherein said first conductive layer comprises titanium. 14. The chip of claim 12, wherein said second dielectric layer comprises a polymer layer. 15. The chip of claim 12, wherein said insulating layer comprises silicon nitride. 16. The chip of claim 12, wherein said insulating layer comprises silicon oxide. 17. The chip of claim 12 further comprising a polymer layer between said first metal layer and said insulating layer. 18. The chip of claim 12, wherein said second metal layer is configured to be connected to an external circuit by a tape-automated-bonding type. 19. The chip of claim 12, wherein said second metal layer is configured to be connected to an external circuit by a flip-chip type. 20. The chip of claim 12, wherein said second metal layer is configured to be connected to an external circuit by a wire-bonding type. 21. The chip of claim 12, wherein said first opening has a width between 0.5 and 20 micrometers. 22. The chip of claim 12, wherein said second conductive layer comprises a titanium-containing layer. 23. A chip comprising: a silicon substrate;a metallization structure over said silicon substrate, wherein said metallization structure comprises a first copper layer, a second copper layer over said first copper layer, and a copper plug between said first and second copper layers, wherein said second copper layer is connected to said first copper layer through said copper plug;a first dielectric layer between said first and second copper layers, wherein said copper plug is in said first dielectric layer;an insulating layer over said silicon substrate, said first dielectric layer and said metallization structure, wherein a first opening in said insulating layer is over a first contact point of said metallization structure, and said first contact point is at a bottom of said first opening, and wherein a second opening in said insulating layer is over a second contact point of said metallization structure, and said second contact point is at a bottom of said second opening;a metal interconnect on said first and second contact points and over said insulating layer, wherein said first contact point is connected to said second contact point through said metal interconnect, wherein said metal interconnect comprises a conductive layer and an aluminum layer on said conductive layer; anda second dielectric layer over said metal interconnect, wherein no opening in said second dielectric layer is vertically over said metal interconnect. 24. The chip of claim 23, wherein said conductive layer comprises titanium. 25. The chip of claim 23, wherein said second dielectric layer comprises a polymer layer. 26. The chip of claim 23 further comprising a polymer layer between said metal interconnect and said insulating layer. 27. The chip of claim 23, wherein said insulating layer comprises silicon nitride. 28. The chip of claim 23, wherein said insulating layer comprises silicon oxide. 29. The chip of claim 23, wherein said first opening has a width between 0.5 and 20 micrometers. 30. The chip of claim 23, wherein said first contact point is provided by a first conductive pad of said metallization structure, and said second contact point is provided by a second conductive pad of said metallization structure, wherein said first conductive pad has a portion spaced apart from said second conductive pad.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (198)
Haller Theodore R. (Scotia NY) Wojnarowski Robert J. (Ballston Lake NY), Adaptive lithography in a high density interconnect structure whose signal layers have fixed patterns.
Brady Michael J. (Brewster NY) Kang Sung K. (Millwood NY) Moskowitz Paul A. (Yorktown Heights NY) Ryan James G. (Essex Junction VT) Reiley Timothy C. (Ridgefield CT) Walton Erick G. (Johnson VT) Bick, Aluminum bump, reworkable bump, and titanium nitride structure for tab bonding.
Buchwalter Leena P. ; Callegari Alessandro Cesare ; Cohen Stephan Alan ; Graham Teresita Ordonez ; Hummel John P. ; Jahnes Christopher V. ; Purushothaman Sampath ; Saenger Katherine Lynn ; Shaw Jane , Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same.
Nolan Ernest R. (Round Rock TX) Duane Diana C. (Cedar Park TX) Herder Todd H. (Corvallis OR) Bishop Thomas A. (Austin TX) Tran Kimcuc T. (Austin TX) Froehlich Robert W. (Austin TX) German Randy L. (A, Compliant electrically connective bumps for an adhesive flip chip integrated circuit device and methods for forming same.
Golshan Shahin (Midland TX) St. Martin Craig A. (Midland TX) Rhodine Craig W. (Midland TX), Configuration and method for positioning semiconductor device bond pads using additional process layers.
Fillion Raymond A. (Niskayuna NY) Wildi Eric J. (Niskayuna NY) Korman Charles S. (Schenectady NY) El-Hamamsy Sayed-Amr (Schenectady NY) Gasworth Steven M. (Glenville NY) DeVre Michael W. (Scotia NY) , Direct stacked and flip chip power semiconductor device structures.
Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
Efland Taylor R. (Richardson TX) Cotton Dave (Plano TX) Skelton Dale J. (Plano TX), ESD protection structure using LDMOS diodes with thick copper interconnect.
Williams Richard K. (Cupertino CA) Hille Peter (Darmstadt DEX) Wrathall Robert G. (Scotts Valley CA), Electrostatic discharge protection device for integrated circuit.
Nakanishi Keiichirou (Kokubunji JPX) Yamada Minoru (Hanno JPX) Saitoh Tatsuya (Kokubunji JPX) Yamamoto Kazumichi (Kokubunji JPX), Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections betwe.
Lamson Michael A. (Van Alstyne TX) Edwards Darvin R. (Dallas TX), Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof.
Efland, Taylor R.; Abbott, Donald C.; Bucksch, Walter; Corsi, Marco; Shen, Chi-Cheong; Erdeljac, John P.; Hutter, Louis N.; Mai, Quang X.; Wagensohner, Konrad; Williams, Charles E.; Buschbom, Milton , Integrated circuit with bonding layer over active circuitry.
Shen Chi-Cheong ; Abbott Donald C. ; Bucksch Walter,DEX ; Corsi Marco ; Efland Taylor Rice ; Erdeljac John P. ; Hutter Louis Nicholas ; Mai Quang ; Wagensohner Konrad,DEX ; Williams Charles Edward, Integrated circuit with bonding layer over active circuitry.
Mistry Addi Burjorji ; Sarihan Vijay ; Kleffner James H. ; Carney George F., Method and apparatus for stress relief in solder bump formation on a semiconductor device.
Braeckelmann Gregor ; Venkatraman Ramnath ; Herrick Matthew Thomas ; Simpson Cindy R. ; Fiordalice Robert W. ; Denning Dean J. ; Jain Ajay ; Capasso Cristiano, Method for forming a semiconductor device.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
DeHaven Robert Keith (Austin TX) Wenzel James F. (Austin TX), Method for manufacturing a stimulus wafer for use in a wafer-to-wafer testing system to test integrated circuits located.
Gansauge Peter (Boeblingen DEX) Kreuter Volker (Schoenaich DEX) Schettler Helmut (Dettenhausen DEX), Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer.
Suzuki,Takanao; Inaba,Masatoshi; Ominato,Tadanori; Kaizu,Masahiro; Kurosaka,Akihito; Inaba,Masatoshi; Sadakata,Nobuyuki; Masumoto,Mutsumi; Masumoto,Kenji, Method for producing a semiconductor package, with a rerouted electrode formed on a resin projection portion.
Koblinger Otto (Korntal-Munchingen DEX) Trumpp Hans-Joachim (Filderstadt DEX), Method for producing an integrated circuit structure with a dense multilayer metallization pattern.
Shiue Ruey-Yun (Hsin-Chu TWX) Wu Wen-Teng (Hsin-Chu TWX) Shieh Pi-Chen (Hsinchu TWX) Liu Chin-Kai (Hsin-Chu TWX), Method of forming bond pad structure for the via plug process.
Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
Peters Johannes S. (Nijmegen NLX), Method of manufacturing a semiconductor device, in which a metallization with a thick connection electrode is provided o.
Costrini Gregory ; Goldblatt Ronald Dean ; Heidenreich ; III John Edward ; McDevitt Thomas Leddy, Method/structure for creating aluminum wirebound pad on copper BEOL.
Bertin Claude Louis ; Hedberg Erik Leigh ; Leas James Marc ; Voldman Steven Howard, Methods for fabricating multichip semiconductor structures with consolidated circuitry and programmable ESD protection f.
Cronin John Edward (Milton VT) Howell Wayne John (Williston VT) Kalter Howard Leo (Colchester VT) Marmillion Patricia Ellen (Colchester VT) Palagonia Anthony (Underhill VT) Pierson Bernadette Ann (So, Methods for precise definition of integrated circuit chip edges.
Mu Xiao-Chun (Saratoga CA) Sivaram Srinivasan (San Jose CA) Gardner Donald S. (Mountain View CA) Fraser David B. (Danville CA), Methods of forming an interconnect on a semiconductor substrate.
Kim, Sarah E.; Lee, Kevin J.; George, Anna M., Methods of processing thick ILD layers using spray coating or lamination for C4 wafer level thick metal integrated flow.
Jean-Michel Karam FR; Laurent Basteres FR; Ahmed Mhani FR; Catherine Charrier FR; Eric Bouchon FR; Guy Imbert FR; Patrick Martin FR; Fran.cedilla.ois Valentin FR, Microcomponents of the microinductor or microtransformer type and process for fabricating such microcomponents.
Costa Julio C. (Phoenix AZ) Burger Wayne R. (Phoenix AZ) Camilleri Natalino (Tempe AZ) Dragon Christopher P. (Tempe AZ) Lamey Daniel J. (Phoenix AZ) Lovelace David K. (Chandler AZ) Ngo David Q. (Phoe, Monolithic high frequency integrated circuit structure having a grounded source configuration.
Condon Joseph H. (Summit NJ) Frye Robert C. (Piscataway NJ) Gabara Thaddeus J. (Murray Hill NJ) Tai King L. (Berkeley Heights NJ) Knauer ; deceased Scott C. (late of Mountainside NJ) Knauer ; executo, Multi-chip modules having chip-to-chip interconnections with reduced signal voltage level and swing.
Bertin Claude Louis ; Hedberg Erik Leight ; Leas James Maro ; Voldman Steven Howard, Multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes.
Quinn ; Daniel J. (Carrollton TX) Mulholland Wayne A. (Plano TX) Bond Robert H. (Carrollton TX) Olla Michael A. (Flower Mound TX) Cupples Jerry S. (Carrollton TX) Tsitovsky Ilya L. (Farmers Branch TX, Process of forming integrated circuits with contact pads in a standard array.
Leibovitz Jacques ; Yu Park-Kee ; Zhu Ya Yun ; Cobarruviaz Maria L. ; Swindlehurst Susan J. ; Chang Cheng-Cheng ; Scholz Kenneth D., Redistribution layer and under bump material structure for converting periphery conductive pads to an array of solder bumps.
Cole ; Jr. Herbert S. (Burnt Hills NY) Sitnik-Nieters Theresa A. (Scotia NY) Wojnarowski Robert J. (Ballston Lake NY) Lupinski John H. (Vienna VA), Reworkable high density interconnect structure incorporating a release layer.
Abercrombie David A. ; Brownson Rickey S. ; Cherniawski Michael R., Semiconductor component with multi-level interconnect system and method of manufacture.
Yong, Lois E.; Harper, Peter R.; Tran, Tu Anh; Metz, Jeffrey W.; Leal, George R.; Dinh, Dieu Van, Semiconductor device having a bond pad and method therefor.
Akagawa Masatoshi,JPX ; Higashi Mitsutoshi,JPX ; Iizuka Hajime,JPX ; Arai Takehiko,JPX, Semiconductor device having an element with circuit pattern thereon.
Wenzel James F. (Austin TX) Chopra Mona A. (Austin TX) Foster Stephen W. (Dripping Springs TX), Semiconductor device having built-in high frequency bypass capacitor.
Homma, Soichi; Miyata, Masahiro; Ezawa, Hirokazu, Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same.
Cronin John Edward (Milton VT), Semiconductor structure having multiple levels of self-aligned interconnection metallization, and methods for its prepar.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structure including a titanium barrier layer.
Aoki Tetsuro (Fukuyama JPX) Naka Shun-ichi (Habikino JPX), Solid state image sensor provided with a transparent resin layer having water repellency and oil repellency and flatteni.
Schaefer William Jeffrey ; Kao Pai-Hsiang ; Kelkar Nikhil Vishwanath, Surface mount die: wafer level chip-scale package and process for making the same.
Frye Robert C. (Piscataway NJ) Lau Maureen Y. (Keyport NJ) Tai King L. (Berkeley Heights NJ), Temporary connections for fast electrical access to electronic devices.
Kim, Sarah E.; Martell, Bob; Ayers, Dave; List, R. Scott; Moon, Peter; George, legal representative, Anna M., Thick metal layer integrated process flow to improve power delivery and mechanical buffering.
Lemnios Zachary J. (Colorado Springs CO) McIntyre David G. (Colorado Springs CO) Lau Chung-Lim (Colorado Springs CO) Williams Dennis A. (Colorado Springs CO), Three metal personalization of application specific monolithic microwave integrated circuit.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.