Apparatus and methods for communicating with programmable devices
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-003/00
G06F-013/00
출원번호
US-0461592
(2012-05-01)
등록번호
US-8554959
(2013-10-08)
발명자
/ 주소
Xia, Renxin
Joyce, Juju Chacko
Prasad, Nitin
Veenstra, Kerry
Duwel, Keith
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
0인용 특허 :
53
초록▼
A circuit arrangement includes a programmable logic device. The programmable logic device includes configuration logic circuitry. The programmable logic device also includes configurable interconnects. The circuit arrangement further includes a storage device configured to provide data to the progra
A circuit arrangement includes a programmable logic device. The programmable logic device includes configuration logic circuitry. The programmable logic device also includes configurable interconnects. The circuit arrangement further includes a storage device configured to provide data to the programmable logic device. The storage device communicates with the programmable logic device via a bi-directional interface.
대표청구항▼
1. A memory interface for coupling an integrated circuit and a memory device, the interface comprising: at least one data input for receiving, from the memory device, configuration data for configuring the integrated circuit;at least one data output for providing output data from the configured inte
1. A memory interface for coupling an integrated circuit and a memory device, the interface comprising: at least one data input for receiving, from the memory device, configuration data for configuring the integrated circuit;at least one data output for providing output data from the configured integrated circuit to the memory device, wherein the integrated circuit is configured using the configuration data received from the memory device; anda control output for providing an enable signal from the integrated circuit to the memory device, wherein the integrated circuit is operable to control the enable signal for writing at least part of the output data into the memory device. 2. The memory interface of claim 1, wherein the output data comprises updated configuration data for re-configuring the integrated circuit. 3. The memory interface of claim 2, wherein the updated configuration data is received, at the integrated circuit, from a source other than the memory device. 4. The memory interface of claim 2, wherein the configuration data is stored in the memory device and wherein the updated configuration data is written in the memory device by modifying at least a portion of the stored configuration data. 5. The memory interface of claim 4, wherein the integrated circuit is adapted to modify the configuration data to generate the updated configuration data based on at least one of an input from a source other than the memory device and performance data from the integrated circuit. 6. The memory interface of claim 1, wherein the memory device comprises: a configuration data space portion for storing the configuration data; andan additional data space portion for storing data different from the configuration data, wherein the integrated circuit is operable to use the additional data space portion of the memory device as additional storage. 7. The memory interface of claim 1, further comprising a chip enable output, wherein the integrated circuit provides a chip enable signal to selectively activate the memory device via the chip enable output. 8. A method of coupling an integrated circuit and a memory device via a memory interface, the method comprising: receiving configuration data from the memory device at the integrated circuit using at least one data input of the memory interface;providing output data from the integrated circuit to the configured memory device using at least one data output of the memory interface, wherein the integrated circuit is configured using the configuration data received from the storage device; andproviding, using a control output of the memory interface, an enable signal from the integrated circuit to the memory device, wherein the integrated circuit is operable to control the enable signal for writing at least part of the output data into the memory device. 9. The method of claim 8, wherein the output data comprises updated configuration data for re-configuring the integrated circuit. 10. The method of claim 9, further comprising receiving the updated configuration data at the integrated circuit from a source other than the memory device. 11. The method of claim 9, further comprising storing the configuration data in the memory device and writing the updated configuration data in the memory device by modifying at least a portion of the stored configuration data. 12. The method of claim 11, further comprising modifying the configuration data to generate the updated configuration data based on at least one of an input from a source other than the memory device and performance data from the integrated circuit. 13. The method of claim 8, further comprising: storing the configuration data in a configuration data space portion of the memory device;storing data different from the configuration data in an additional data space portion of the memory device; andusing the additional data space portion of the memory device as additional storage for the integrated circuit. 14. The method of claim 8, further comprising providing a chip enable signal from the integrated circuit to selectively activate the memory device using a chip enable output of the memory interface. 15. A programmable logic device (PLD) adapted to: receive configuration data from a memory device for configuring the PLD;generate updated configuration data for re-configuring the PLD; andprovide, using controller circuitry, an enable signal to the memory device for writing the updated configuration data from the PLD into the memory device. 16. The PLD of claim 15, further adapted to receive the updated configuration data from a source other than the memory device. 17. The PLD of claim 15, wherein the configuration data is stored in the memory device and wherein the updated configuration data is written in the memory device by modifying at least a portion of the stored configuration data. 18. The PLD of claim 17, further adapted to modify the configuration data to generate the updated configuration data based on at least one of an input from a source other than the memory device and performance data from the PLD. 19. The PLD of claim 15, wherein the memory device comprises: a configuration data space portion for storing the configuration data; andan additional data space portion for storing data different from the configuration data, wherein the PLD is operable to use the additional data space portion of the memory device as additional storage. 20. The PLD of claim 15, further adapted to provide a chip enable signal to selectively activate the memory device using a chip enable output. 21. The memory interface of claim 1, wherein: the integrated circuit is a programmable logic device (PLD) comprising at least one programmable logic element;the storage device is a configuration memory;the at least one data input of the memory interface is configured for receiving, from the configuration memory, configuration data for configuring the at least one programmable logic element of the PLD;the least one data output of the memory interface is configured for providing output data from the PLD to the configuration memory; andthe control output of the memory interface is configured for providing an enable signal from the PLD to the configuration memory, wherein the PLD is operable to control the enable signal for writing at least part of the output data from the PLD into the configuration memory.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (53)
Turner, John; Berlan, Denis, Apparatus and method for configuring a programmable logic device with a configuration controller operating as an interface to a configuration memory.
Chhor Khushrav S. ; Chang Bo Soon ; Lacey Timothy M., Architecture, circuitry and method for configuring volatile and/or non-volatile memory for programmable logic applications.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Agrawal Om P., Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's.
Ramamurthy Srinivas ; Tam Jinglun Eugene ; Gongwer Geoffrey S. ; Fahey ; Jr. James,FRX ; Berger Neal ; Saiki William, Integrated circuit with flag register for block selection of nonvolatile cells for bulk operations.
Aldebert Jeane-Paul,FRX ; Basso Claude,FRX ; Calvignac Jean,FRX ; Chemla Paul,FRX ; Orsatti Daniel,FRX ; Verplanken Fabrice,FRX ; Zunino Jean-Claude,FRX, Method and system for in-site and on-line reprogramming of hardware logics with remote loading in a network device.
Raymond C. Pang ; Jennifer Wong ; Scott O. Frake ; Jane W. Sowards ; Venu M. Kondapalli ; F. Erich Goetting ; Stephen M. Trimberger ; Kameswara K. Rao, Nonvolatile/battery-backed key in PLD.
Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P.; Trynosky, Stephen W.; Lindholm, Jeffrey V.; Bauer, Trevor J., Partial reconfiguration of a programmable logic device using an on-chip processor.
Philips Lieven,BEX ; Vanhoof Jan,BEX ; Wouters Maryse,BEX ; De Wulf Rik,BEX ; Derudder Veerle,BEX ; Van Himbeeck Carl,BEX ; Bolsens Ivo,BEX ; De Man Hugo,BEX ; Gyselinckx Bert,BEX, Programmable modem apparatus for transmitting and receiving digital data, design method and use method for the modem.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Mack Ronald J. (Gilroy CA) Curd Derek R. (San Jose CA) Diba Sholeh (Los Gatos CA) Lee Napoleon W. (Milpitas CA) Rao Kameswara K. (San Jose CA) Statovici Mihai G. (San Jose CA), Reset circuit for a programmable logic device.
Thach-Kinh Le ; Chakravarthy K. Allamsetty ; Carl H. Carmichael ; Arun K. Mandhania ; Donald H. St. Pierre, Jr. ; Conrad A. Theron, System and method for reading data from a programmable logic device.
Wang Bonnie I. ; Sung Chiakang ; Kim In Whan ; Yeung Wayne ; Wang Xiaobao ; Nguyen Khai ; Huang Joseph, Techniques and circuitry for accurately sampling high frequency data signals input to an integrated circuit.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.