Plasma-enhanced atomic layers deposition of conductive material over dielectric layers
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/44
H01L-021/3205
H01L-021/4763
출원번호
US-0683718
(2010-01-07)
등록번호
US-8557702
(2013-10-15)
발명자
/ 주소
Milligan, Robert B.
Li, Doug
Marcus, Steven
출원인 / 주소
ASM America, Inc.
대리인 / 주소
Knobbe, Martens, Olson & Bear LLP
인용정보
피인용 횟수 :
1인용 특허 :
76
초록▼
Methods of forming a conductive metal layer over a dielectric layer using plasma enhanced atomic layer deposition (PEALD) are provided, along with related compositions and structures. A plasma barrier layer is deposited over the dielectric layer by a non-plasma atomic layer deposition (ALD) process
Methods of forming a conductive metal layer over a dielectric layer using plasma enhanced atomic layer deposition (PEALD) are provided, along with related compositions and structures. A plasma barrier layer is deposited over the dielectric layer by a non-plasma atomic layer deposition (ALD) process prior to depositing the conductive layer by PEALD. The plasma barrier layer reduces or prevents deleterious effects of the plasma reactant in the PEALD process on the dielectric layer and can enhance adhesion. The same metal reactant can be used in both the non-plasma ALD process and the PEALD process.
대표청구항▼
1. A method for forming an integrated circuit comprising: depositing a plasma barrier directly over a metal oxide dielectric layer on a substrate by an atomic layer deposition (ALD) process, wherein the ALD process comprises alternately and sequentially contacting the substrate with a metal reactant
1. A method for forming an integrated circuit comprising: depositing a plasma barrier directly over a metal oxide dielectric layer on a substrate by an atomic layer deposition (ALD) process, wherein the ALD process comprises alternately and sequentially contacting the substrate with a metal reactant and a non-plasma reactant; anddepositing a conductive layer by a plasma-enhanced atomic layer deposition (PEALD) process directly over the plasma barrier, wherein the PEALD process comprises alternately and sequentially contacting the substrate with the metal reactant and a plasma reactant. 2. The method of claim 1, wherein the metal oxide dielectric layer comprises Al2O3. 3. The method of claim 1, wherein the plasma barrier is deposited to a thickness of about 0.5 nm to about 5 nm. 4. The method of claim 1, wherein the plasma barrier comprises an amorphous metal nitride prior to deposition of the conductive layer. 5. The method of claim 4, wherein a portion of the amorphous metal nitride plasma barrier is converted to a crystalline phase during the PEALD process. 6. The method of claim 1, wherein the metal reactant comprises a metal selected from the group consisting of Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Mn, Re, Fe, Co, and Ni. 7. The method of claim 6, wherein the metal reactant comprises a metal halide. 8. The method of claim 7, wherein the metal reactant comprises TiCl4. 9. The method of claim 6, wherein the metal reactant comprises organo-metallic precursors. 10. The method of claim 1, wherein the non-plasma reactant is selected from the group consisting of ammonia (NH3) and its salts, hydrogen azide (HN3) and the alkyl derivates thereof, hydrazine (N2H4) and salts of hydrazine, alkyl derivates of hydrazine, primary, secondary and tertiary amines, tertbutylamide, CH3N3, hydrazine hydrochloride dimethyl hydrazine, hydroxylamine hydrochloride, methylamine, diethylamine, and triethylamine. 11. The method of claim 1, wherein the plasma reactant is a hydrogen or hydrogen-nitrogen plasma. 12. The method of claim 11, wherein the hydrogen-nitrogen plasma is selected from the group consisting of NH*, NH2*, NH3*, and N*+H*. 13. The method of claim 1, wherein the plasma barrier comprises amorphous TaCN. 14. The method of claim 13, wherein at least a portion of the amorphous TaCN is converted to crystalline TaCN during the PEALD process. 15. The method of claim 1, wherein the plasma barrier comprises TiN. 16. A method of forming a gate electrode comprising: depositing a plasma barrier layer with a thickness of about 1 to 5 nm directly over a dielectric layer on a substrate in a reaction space by a non-plasma atomic layer deposition (ALD) process; anddepositing a conductive material directly over the plasma barrier layer by a plasma-enhanced atomic layer deposition (PEALD) process. 17. The method of claim 16, wherein the non-plasma ALD process comprises: contacting the substrate with a vapor phase pulse of a first metal reactant;removing excess first metal reactant from the reaction space;contacting the substrate with a non-plasma second reactant; andremoving excess second reactant from the reaction space. 18. The method of claim 17, wherein the PEALD process comprises: contacting the substrate with a third metal reactant;removing excess third metal reactant from the reaction space;contacting the substrate with a fourth plasma reactant; andremoving excess fourth reactant from the reaction space. 19. The method of claim 18, wherein the first metal reactant and the third metal reactant are the same. 20. The method of claim 18, wherein a plasma is generated in situ. 21. The method of claim 18, wherein a plasma is generated remotely. 22. The method of claim 16, wherein the non-plasma ALD process and the PEALD process are carried out in the same reaction space. 23. The method of claim 16, wherein the dielectric layer comprises a metal oxide. 24. A method of forming an integrated circuit device comprising a TaCN layer over a metal oxide dielectric layer comprising: depositing an amorphous TaCN layer directly over a metal oxide dielectric layer on a substrate by a non-plasma atomic layer deposition (ALD) process; anddepositing a TaCN layer directly on the amorphous TaCN layer by a plasma-enhanced ALD(PEALD) process. 25. The method of claim 24, wherein a metal reactant is used in the non-plasma ALD process and the PEALD process. 26. The method of claim 25, wherein the metal reactant is TBTDET. 27. The method of claim 24, wherein the non-plasma ALD process comprises alternately and sequentially contacting the substrate with TBTDET and NH3. 28. The method of claim 24, wherein the PEALD process comprises alternately and sequentially contacting the substrate with TBTDET and hydrogen plasma (H*).
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (76)
Shekhar Pramanick ; John A. Iacoponi, Alloy barrier layers for semiconductors.
Visokay, Mark Robert; Rotondaro, Antonio Luis Pacheco; Colombo, Luigi, Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing.
Buchanan, Douglas A.; Callegari, Alessandro C.; Gribelyuk, Michael A.; Jamison, Paul C.; Neumayer, Deborah Ann, High mobility FETS using A1203 as a gate oxide.
Chau Robert S. (Beaverton OR) Fraser David B. (Danville CA) Cadien Kenneth C. (Portland OR) Raghavan Gopal (Mountain View CA) Yau Leopoldo D. (Portland OR), MOS transistor having a composite gate electrode and method of fabrication.
Kelly Michael A. (121 Erica Way Portola Valley CA 94028), Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its.
Hayashi Yutaka (Sakuramura JPX) Yamanaka Mitsuyuki (Ibaraki JPX) Karasawa Hideyuki (Tsuchiura JPX), Method for treatment of metal substrate for growth of hydrogen-containing semiconductor film.
Possin George E. (Schenectady NY) Kwasnick Robert F. (Schenectady NY) Giambattista Brian W. (Scotia NY), Method of fabricating a thin film transistor using hydrogen plasma treatment of the intrinsic silicon/doped layer interf.
Chau Robert S. ; Fraser David B. ; Cadien Kenneth C. ; Raghavan Gopal ; Yau Leopoldo D., Method of frabricating a MOS transistor having a composite gate electrode.
Pekka J. Soininen FI; Kai-Erik Elers FI; Suvi Haukka FI, Method of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH.
Wu,Chii Ming; Tsai,Ming Hsing; Hsieh,Ching Hua; Shue,Shau Lin, Method of manufacturing a contact interconnection layer containing a metal and nitrogen by atomic layer deposition for deep sub-micron semiconductor technology.
Park, Dae Gyu; Cha, Tae Ho; Jang, Se Aug; Cho, Heung Jae; Kim, Tae Kyun; Lim, Kwan Yong; Yeo, In Seok; Park, Jin Won, Method of manufacturing semiconductor devices with titanium aluminum nitride work function.
Wenhe Lin SG; Mei-Sheng Zhou SG; Kin Leong Pey SG; Simon Chooi SG, Methods to form dual metal gates by incorporating metals and their conductive oxides.
Ajit P. Paranjpe ; Mehrdad M. Moslehi ; Boris Relja ; Randhir S. Bubber ; Lino A. Velo ; Thomas R. Omstead ; David R. Campbell, Sr. ; David M. Leet ; Sanjay Gopinath, Microelectronic interconnect material with adhesion promotion layer and fabrication method.
Saito Hiroshi (Fujisawa JPX) Suzuki Yasumichi (Yokohama JPX) Tamura Naoyuki (Kudamatsu JPX), Plasma processing method and an apparatus for carrying out the same.
Isik C. Kizilyalli ; Ranbir Singh ; Lori Stirling, Semiconductor device having a metal gate with a work function compatible with a semiconductor device.
Gardner Mark I. ; Fulford H. Jim ; May Charles E. ; Hause Fred ; Kwong Dim-Lee, Semiconductor device having metal gate electrode and titanium or tantalum nitride gate dielectric barrier layer and process of fabrication thereof.
Akatsu Hiroyuki ; Dokumaci Omer H. ; Hegde Suryanarayan G. ; Li Yujun ; Rengarajan Rajesh,DEX ; Ronsheim Paul A., Ultra-shallow junction dopant layer having a peak concentration within a dielectric layer.
Ma Yanjun ; Tweet Douglas J. ; Evans David R. ; Ono Yoshi, Use of silicon germanium and other alloys as the replacement gate for the fabrication of MOSFET.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.