Data storage device capable of recognizing and controlling multiple types of memory chips
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-012/00
G06F-012/02
출원번호
US-0537704
(2009-08-07)
등록번호
US-8566507
(2013-10-22)
발명자
/ 주소
Sprinkle, Robert S.
Swing, Andrew T.
Borchers, Albert T.
출원인 / 주소
Google Inc.
대리인 / 주소
Brake Hughes Bellermann LLP
인용정보
피인용 횟수 :
2인용 특허 :
75
초록▼
A data storage device may include a first memory board having multiple memory chips and a controller board that is arranged and configured to operably connect to the first memory board. The controller board may include an interface to a host and a controller that is arranged and configured to contro
A data storage device may include a first memory board having multiple memory chips and a controller board that is arranged and configured to operably connect to the first memory board. The controller board may include an interface to a host and a controller that is arranged and configured to control command processing for multiple different types of memory chips, automatically recognize a type of the memory chips on the first memory board, receive commands from the host using the interface, and execute the commands using the memory chips.
대표청구항▼
1. A data storage device comprising: a first memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips; anda controller board that is arranged and configured to operably connect to the first memory board, wherein the first memory board and t
1. A data storage device comprising: a first memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips; anda controller board that is arranged and configured to operably connect to the first memory board, wherein the first memory board and the controller board are disposed on physically separate printed circuit boards that are connected together using a ball grid array connector and wherein the controller board comprises: a PCI-e interface to a host,a field programmable gate array (FPGA) controller that is arranged and configured to: control command processing for multiple different types of memory chips,automatically recognize a type of the memory chips on the first memory board by reading the device characteristics of the memory chips stored in the memory module on the first memory board, including memory chips manufactured by different vendors, single-level cell (SLC) NAND flash memory chips and multi-level cell (MLC) NAND flash memory chips such that the data storage device is configurable with different types of memory chips based on one or more applications operating on the host,use the device characteristics of the memory chips to configure the controller based on the types of the memory chips on the first memory board,receive commands from the host using the interface, andexecute the commands using the memory chips by translating the commands to native memory chip commands based on the type of the memory chips on the first memory board; anda memory module disposed on the controller board that is operably coupled to the FPGA controller and that is configured to store one or more images for the FPGA controller including firmware for use by the FPGA controller to automatically recognize the type of the memory chips. 2. The data storage device of claim 1 wherein the FPGA controller is arranged and configured to automatically recognize the type of the memory chips on the first memory board upon power up of the first memory board and the FPGA controller board. 3. The data storage device of claim 1 further comprising a second memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips wherein: the controller board is arranged and configured to operably connect to the second memory board, andthe FPGA controller is arranged and configured to: control command processing for multiple different types of memory chips,automatically recognize the type of the memory chips on the second memory board by reading the device characteristics of the memory chips stored in the memory module on the second memory board,use the device characteristics of the memory chips to configure the controller based on the types of memory chips on the second memory board,receive commands from the host using the interface, andexecute the commands using the memory chips on both the first memory board and the second memory board by translating the commands to native memory chip commands based on the type of the memory chips on the first memory board and the second memory board. 4. The data storage device of claim 3 further comprising a third memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips and a fourth memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips wherein: the controller board is arranged and configured to disconnect from the first memory board and the second memory board and to operably connect to the third memory board and the fourth memory board, andthe FPGA controller is arranged and configured to: control command processing for multiple different types of memory chips,automatically recognize the type of the memory chips on the third memory board and on the fourth memory board by reading the device characteristics of the memory chips stored in the memory module on the third memory board and stored in the memory module on the fourth memory board, wherein the type of the memory chips on the third memory board and the fourth memory board are a same type and the type of the memory chips on the third memory board and the fourth memory board are a different type from the memory chips on the first memory board and the second memory board,use the device characteristics of the memory chips to configure the controller based on the types of the memory chips on the third memory board and the fourth memory board,receive commands from the host using the interface, andexecute the commands using the memory chips on both the third memory board and the fourth memory board by translating the commands to native memory chip commands based on the type of the memory chips on the third memory board and the fourth memory board. 5. The data storage device of claim 1 wherein the memory chips comprise dynamic random access memory (DRAM) chips. 6. The data storage device of claim 1 wherein the memory chips comprise phase change memory (PCM) chips. 7. The data storage device of claim 1 wherein the memory chips comprise flash memory chips. 8. A computing device comprising: a host; anda data storage device, the data storage device comprising: a first memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips, anda controller board that is arranged and configured to operably connect to the first memory board, wherein the first memory board and the controller board are disposed on physically separate printed circuit boards that are connected together using a ball grid array connector and wherein the controller board comprises: a PCI-e interface to the host, anda field programmable gate array (FPGA) controller that is arranged and configured to: control command processing for multiple different types of memory chips,automatically recognize a type of the memory chips on the first memory board by reading the device characteristics of the memory chips stored in the memory module on the first memory board, including memory chips manufactured by different vendors, single-level cell (SLC) NAND flash memory chips and multi-level cell (MLC) NAND flash memory chips such that the data storage device is configurable with different types of memory chips based on one or more applications operating on the host,use the device characteristics of the memory chips to configure the controller based on the types of the memory chips on the first memory board,receive commands from the host using the interface, andexecute the commands using the memory chips by translating the commands to native memory chip commands based on the type of the memory chips on the first memory board; anda memory module disposed on the controller board that is operably coupled to the FPGA controller and that is configured to store one or more images for the FPGA controller including firmware for use by the FPGA controller to automatically recognize the type of the memory chips. 9. The computing device of claim 8 further comprising a second memory board comprising multiple memory chips and a memory module storing device characteristics of the memory chips wherein: the controller board is arranged and configured to operably connect to the second memory board, andthe FPGA controller is arranged and configured to: control command processing for multiple different types of memory chips,automatically recognize the type of the memory chips on the second memory board by reading the device characteristics of the memory chips stored in the memory module on the second memory board,use the device characteristics of the memory chips to configure the controller based on the types of memory chips on the second memory board,receive commands from the host using the interface, andexecute the commands using the memory chips on both the first memory board and the second memory board by translating the commands to native memory chip commands based on the type of the memory chips on the first memory board and the second memory board. 10. The computing device of claim 8 wherein the memory chips comprise dynamic random access memory (DRAM) chips. 11. The computing device of claim 8 wherein the memory chips comprise phase change memory (PCM) chips. 12. The computing device of claim 8 wherein the memory chips comprise flash memory chips. 13. A method, comprising: receiving power at a controller board, wherein the controller board comprises a PCI-e interface to a host and a field programmable gate array (FPGA) controller, the FPGA controller being configured to control command processing for multiple different types of memory chips;querying a first memory board for one or more device characteristics of multiple memory chips secured to the first memory board from a memory module on the first memory board storing the device characteristics of the memory chips, wherein the first memory board and the controller board are disposed on physically separate printed circuit boards that are connected together using a ball grid array connector;automatically recognizing a type of the memory chips on the first memory board based on the one or more device characteristics of the memory chips, including memory chips manufactured by different vendors, single-level cell (SLC) NAND flash memory chips and multi-level cell (MLC) NAND flash memory chips such that the data storage device is configurable with different types of memory chips based on one or more applications operating on the host;using the device characteristics to configure the controller based on the types of the memory chips on the first memory board;receiving commands from the host using the interface;executing the commands using the memory chips by translating the commands to native memory chip commands based on the type of the memory chips on the first memory board; andstoring one or more images for the FPGA controller including firmware for use by the FPGA controller to automatically recognize the type of the memory chips. 14. The method as in claim 13 further comprising: connecting a second memory board to the controller board, the second memory board comprising multiple memory chips and a memory module storing device characteristics on the memory chips;automatically recognizing a type of the memory chips on the second memory board by reading the device characteristics of the memory chips stored in the memory module on the second memory board; andusing the device characteristics to configure the FPGA controller based on the types of the memory chips on the second memory board,wherein executing the commands using the memory chips comprises executing the commands using the memory chips on both the first memory board and the second memory board by translating the command to native memory chip commands based on the type of the memory chips on the first memory board and the second memory board. 15. The method as in claim 14 further comprising: disconnecting the first memory board and the second memory board from the controller board;connecting a third memory board and a fourth memory board to the controller board, the third memory board and the fourth memory board each comprising multiple memory chips and a memory module storing device characteristics of the memory chips;automatically recognizing a type of the memory chips on the third memory board and on the fourth memory board by reading the device characteristics of the memory chips stored in the memory module on the third memory board and on the fourth memory board, wherein the type of the memory chips on the third memory board and the fourth memory board are a same type and the type of the memory chips on the third memory board and the fourth memory board are a different type from the memory chips on the first memory board and the second memory board; andusing the device characteristics of the memory chips to configure the FPGA controller based on the types of the memory chips on the third memory board and the fourth memory board,wherein executing the commands using the memory chips comprises executing the commands using the memory chips on both the third memory board and the fourth memory board by translating the command to native memory chip commands based on the type of the memory chips on the third memory board and the fourth memory board. 16. The method as in claim 13 wherein the memory chips comprise dynamic random access memory (DRAM) chips. 17. The method as in claim 13 wherein the memory chips comprise phase change memory (PCM) chips. 18. The method as in claim 13 wherein the memory chips comprise flash memory chips.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (75)
Strecker William D. (Stow Harvard MA) Stewart Robert E. (Stow Harvard MA) Fuller Samuel (Harvard MA), Apparatus for transferring blocks of information from one node to a second node in a computer network.
Clark,Scott D.; Willenborg,Scott M., Command ordering among commands in multiple queues using hold-off vector generated from in-use vector and queue dependency scorecard.
Matsunami Naoto,JPX ; Kan Masayuki ; Kaneda Yasunori,JPX ; Yagisawa Ikuya,JPX ; Oeda Takashi,JPX ; Arakawa Hiroshi,JPX, Computer system with a reduced number of command end interrupts from auxiliary memory unit and method of reducing the nu.
Swing, Andrew T.; Sprinkle, Robert S.; Borchers, Albert T., Data storage device capable of recognizing and controlling multiple types of memory chips operating at different voltages.
Swing, Andrew T.; Borchers, Albert T.; Sprinkle, Robert S.; Klaus, Jason W.; Norrie, Thomas J.; Gelb, Benjamin S., Error correction for a data storage device.
Panner Bryan K. ; Hoskins Timothy Lee ; Napolitano Richard, File array communications interface for communicating between a host computer and an adapter.
Rubinson Barry L. (Colorado Springs CO) Gardner Edward A. (Colorado Springs CO) Grace William A. (Colorado Springs CO) Lary Richard F. (Colorado Springs CO) Keck Dale R. (Colorado Springs CO), Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems.
Short Robert T. ; Parchem John M. ; Cutler David N., Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events.
Wood Brian Owen, Method and computer program product for implementing multiple drag and drop operations for large objects without blocking an operating system interface.
Feeney James W. (Endicott NY) Wilhelm ; Jr. George W. (Endwell NY), Method for allowing application program in computer system to access device directly in exclusive mode by bypassing oper.
Langan John A. (Austin TX) Winter Marlan L. (Austin TX) Sibigtroth James M. (Round Rock TX), Queue system having a time-out feature and method therefor.
Satori,Kenichi; Tsutsui,Keiichi; Nakanishi,Kenichi; Bando,Hideaki; Okubo,Hideaki; Aoki,Yoshitaka; Konno,Tamaki, Storage device using interleaved memories to control power consumption.
Day, Michael Norman; Hofstee, Harm Peter; Johns, Charles Ray; Liu, Peichum Peter; Truong, Thuong Quang; Yamazaki, Takeshi, System for asynchronous DMA command completion notification wherein the DMA command comprising a tag belongs to a plurality of tag groups.
Okin, Kenneth Alan; Moussa, George; Ganapathy, Kumar; Karamcheti, Vijay; Parekh, Rajesh, Systems and apparatus with programmable memory control for heterogeneous main memory.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.