$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/30
  • G06F-012/14
출원번호 US-0938220 (2004-09-10)
등록번호 US-8566616 (2013-10-22)
발명자 / 주소
  • Langhammer, Martin
출원인 / 주소
  • Altera Corporation
대리인 / 주소
    Weaver Austin Villeneuve & Sampson LLP
인용정보 피인용 횟수 : 2  인용 특허 : 149

초록

Use of an electronic design in a configurable device is controlled by a secure device. The configurable device includes an authorization code generator having a sequence generator and an encryption core implementing an encryption algorithm. The secure device uses the same sequence generator and encr

대표청구항

1. A method comprising: receiving at a configurable device a configuration of a protection circuit, wherein the protection circuit is a portion of the configurable device after the configurable device is configured;receiving at the configurable device a plurality of secure device encrypted sequence

이 특허에 인용된 특허 (149)

  1. Winkelman Wayne (Leander TX), Allocation of rotating memory device storage locations.
  2. Hurvig, Hans; Hvidtfeldt, Henrik, Apparatus and a method for two-way data communication.
  3. Sharon Sheau-Pyng Lin, Array board interconnect system and method.
  4. Dupenloup, Guy, Automatic synthesis script generation for synopsys design compiler.
  5. Trimberger,Stephen M.; Pang,Raymond C.; Sze,Walter N.; Wong,Jennifer; Rao,Kameswara K., Bitstream for configuring a PLD with encrypted design data.
  6. Dupenloup Guy,FRX, Buffering tree analysis in mapped design.
  7. Jin, Xin, CDMA communications system adaptive to mobile unit speed.
  8. Davis Derek L., Circuit and method for ensuring interconnect security within a multi-chip integrated circuit package.
  9. Sachs, Howard G., Circuit group design methodologies.
  10. Shona Yoshihiro,JPX ; Kawano Kazuya,JPX ; Kizaki Masaharu,JPX, Communication system and communication method.
  11. Ito Yasushi,JPX ; Komatsu Shinpei,JPX ; Tobita Tatsushi,JPX ; Kubono Chika,JPX ; Kirinaka Masaki,JPX, Computer-aided logic circuit designing apparatus computer-aided logic circuit designing system, and computer-aided logic circuit designing method.
  12. Schumacher, Paul R.; Turney, Robert D.; Paluszkiewicz, Mark; Sundararajan, Prasanna; Blodget, Brandon J., Concealed, non-intrusive watermarks for configuration bitstreams.
  13. Carter William S. (Santa Clara CA), Configurable logic element.
  14. Erickson Charles R., Configuration stream encryption.
  15. Alfke, Peter H.; McMillan, Scott P.; Blodget, Brandon J.; Levi, Delon, Controller arrangement for partial reconfiguration of a programmable logic device.
  16. Trimberger,Stephen M., Copy protection without non-volatile memory.
  17. Yoshiura Hiroshi,JPX ; Takaragi Kazuo,JPX ; Hino Yusuke,JPX ; Otsu Yutaka,JPX, Data compression/encryption method and system.
  18. Riley, Paul H; Milton, Nicholas R, Data processing method and system.
  19. Austin Kenneth (Northwich GBX), Data security arrangements for semiconductor programmable devices.
  20. Schrenk Hartmut,DEX, Data transfer system having a terminal and a portable data carrier configuration and method for recharging the portable.
  21. Fox,Jeffrey R.; Simpson,Philip A., Debuggable opaque IP.
  22. Ito,Masaki, Design method and apparatus for a semiconductor integrated circuit comprising checkers verifying the interface between circuit blocks.
  23. Kato, Naoki; Yano, Kazuo; Chikata, Hidetoshi; Yamashita, Shunzo, Design method of a logic circuit.
  24. van Rumpt Harm W. (\s-Hertogenbosch NLX) van Maanen Jan (Renkum NLX) Opdam Nicolaas J. M. (Malden NLX) Vervoorn Willem J. (Hellouw NLX), Device for enciphering and deciphering, by means of the DES algorithm, data to be written to be read from a hard disk.
  25. Tony Ngai ; Sergey Shumarayev ; Wei-Jen Huang, Driver circuitry for programmable logic devices.
  26. Agrawal Om P., Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's.
  27. Erickson Charles R. ; Tavana Danesh ; Holen Victor A., Encryption of configuration stream.
  28. Dent Paul (Stehag SEX), Encrypton system for digital cellular communications.
  29. Watkins, Daniel R., Enhanced fault coverage.
  30. Beal Samuel W. ; Kaptonoglu Sinan ; Lien Jung-Cheun ; Shu William ; Chan King W. ; Plants William C., Enhanced field programmable gate array.
  31. Beal, Samuel W.; Kaptonoglu, Sinan; Lien, Jung-Cheun; Shu, William; Chan, King W.; Plants, William C., Enhanced field programmable gate array.
  32. Watson James A. ; Fontana Fabiano ; Chui Jenny ; Choi Steve ; Lau Benjamin, Enhanced method of testing semiconductor devices having nonvolatile elements.
  33. Duboc, Jean Francois; Oddoart, Romain, Enhanced programmable core model with integrated graphical debugging functionality.
  34. Trimberger,Stephen M., Error-checking and correcting decryption-key memory for programmable logic devices.
  35. Donlin, Adam P.; Trimberger, Stephen M., Evolved circuits for bitstream protection.
  36. Mohan Sundararajarao ; Dellinger Eric F. ; Hwang L. James ; Mitra Sujoy ; Wittig Ralph D., FPGA modules parameterized by expressions.
  37. Watkins Daniel ; Gupta Gagan ; Venugopal Satish ; Abeywickrema Kosala ; Mattela Venkat ; Bhattaram Kumar, Gate netlist to register transfer level conversion tool.
  38. Ganesan,Satish R.; Bilski,Goran; Prabhu,Usha; Dutra,Paulo L., Generating fast logic simulation models for a PLD design description.
  39. Hwang L. James ; Dellinger Eric F. ; Mitra Sujoy ; Mohan Sundararajarao ; Patterson Cameron D. ; Wittig Ralph D., Heterogeneous method for determining module placement in FPGAs.
  40. Razdan Rahul (Princeton MA), High capacity netlist comparison.
  41. Grundy Gregory (1/21 Hewitt Street Wilston 4051 Queensland AUX), Information distribution system.
  42. Kawano Kenji,JPX ; Taguchi Masahiro,JPX ; Saito Kazuo,JPX, Information processing apparatus with a software protecting function.
  43. Amano, Kazuhiko; Nakamura, Tsugio; Kasahara, Hiroshi; Shimoda, Tatsuya, Information processing system, enciphering/deciphering system, system LSI, and electronic apparatus.
  44. Bahout Yvon (Fuveau FRX), Integrated circuit containing a protected memory and secured system using said integrated circuit.
  45. Ito, Masaki, Integrated circuit, integrated circuit design method and hardware description generation method to generate hardware behavior description of integrated circuit.
  46. Patel Rakesh H. (Santa Clara CA), Macrocell with flexible product term allocation.
  47. Sample Stephen P. ; Bershteyn Mikhail, Method and apparatus for design verification using emulation and simulation.
  48. Dockser Kenneth A. ; Ehmann Gregory E., Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs.
  49. Cooper Thomas Edward ; Philips Hudson Wayne ; Pryor Robert Franklin, Method and apparatus for enabling trial period use of software products: method and apparatus for utilizing an encryptio.
  50. Goslin Gregory R. ; Thielges Bart C. ; Kelem Steven H., Method and apparatus for generating optimized functional macros.
  51. Cleereman Kevin C. ; Merryman Kenneth E. ; Thatcher Steve D., Method and apparatus for incremntally optimizing a circuit design.
  52. Mates,John W., Method and apparatus for integrated circuit self-description.
  53. Coyle, Joseph P.; Tobin, Garry M., Method and apparatus for operational envelope testing of busses to identify halt limits.
  54. Carmean Douglas (Beaverton OR) Mundkur Yatin (Austin TX), Method and apparatus for optimizing electronic circuits.
  55. Weiss Kenneth P. (Newton MA), Method and apparatus for performing concryption.
  56. Langhammer,Martin; Steinke,Gregory R.; Schlacter,Guy R.; Neidermeier,Bernd, Method and apparatus for protecting designs in SRAM-based programmable logic devices.
  57. Mattison Phillip E., Method and apparatus for protecting flash memory.
  58. Trimberger, Stephen M., Method and apparatus for protecting proprietary configuration data for programmable logic devices.
  59. Beecher David A. (Kirkland WA), Method and apparatus for protection of software in an electronic system.
  60. Kean,Thomas A., Method and apparatus for secure configuration of a field programmable gate array.
  61. Sung Chiakang ; Wang Bonnie I., Method and apparatus for securing programming data of a programmable logic device.
  62. Sung Chiakang ; Wang Bonnie I., Method and apparatus for securing programming data of programmable logic device.
  63. Lee Sherman ; Chiocchi Adriana ; Hernandez Manuel ; Amram Martha ; Pindyck Robert, Method and apparatus for selecting IP Blocks.
  64. Leung Wai-Bor (Wescosville PA), Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended fo.
  65. Choukalos Charles N. ; Dean Alvar A. ; Tetreault Scott A. ; Ventrone Sebastian T., Method and circuit for providing copy protection in an application-specific integrated circuit.
  66. Antonini Pierre (3 ; rue Leon Dierx 75015 Paris FRX), Method and device to authorize access to an instrument comprising a computerized operating system.
  67. Burch Jerry R. ; Singhal Vigyan, Method and system for combinational verification having tight integration of verification techniques.
  68. Dangelo Carlos ; Deeley Richard ; Nagasamy Vijay ; Vafai Manoucher, Method and system for creating and validating low level description of electronic design.
  69. Dangelo Carlos (Los Gatos CA) Deeley Richard (San Jose CA) Nagasamy Vijay (Union City CA) Vafai Manoucher (Los Gatos CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  70. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  71. Rostoker Michael D. (San Jose CA) Dangelo Carlos (Los Gatos CA) Nagasamy Vijay (Union City CA) Mintz Doron (Sunnyvale CA), Method and system for creating and validating low level description of electronic design from higher level, behavior-ori.
  72. Dangelo Carlos ; Nagasamy Vijay ; Ponukumati Vijayanand, Method and system for creating and validating low-level description of electronic design.
  73. Lyle,James D., Method and system for encrypting and decrypting data using an external agent.
  74. Tomohiro Uchida JP; Natsuki Oka JP; Hiroyuki Yoshimura JP, Method and system of automatic arrangement of composing elements.
  75. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
  76. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
  77. Delmas Robert Buckley, Jr., Method for creating a design verification test bench.
  78. Bain,Peter, Method for creation of secure simulation models.
  79. Yen-Son Huang ; Chia-Huei Lee ; Changson Teng, Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores.
  80. Hazard Michel (Mareil sur Mauldre FRX), Method for generating a random number in a data processing system/and system for implementing the method.
  81. Kutzschebauch, Thomas; Stok, Leon, Method for preserving regularity during logic synthesis.
  82. Irving, Kenneth; Greene, Jonathan, Method for secure delivery of configuration data for a programmable logic device.
  83. Dupenloup Guy,FRX, Method of accessing the generic netlist created by synopsys design compilier.
  84. Robert J. Devins ; Robert D. Herzl ; David W. Milton ; Clarence R. Ogilvie, Method of controlling external models in system-on-chip verification.
  85. Koga, Chiaki; Tsuda, Masayuki; Nakayama, Akitsugu, Method of creating a netlist for an FPGA and an ASIC.
  86. Shona Yoshihiro,JPX, Method of effecting mutual authentication.
  87. Guy Dupenloup FR, Method of handling macro components in circuit design synthesis.
  88. Chun-Chih Yang TW; Yung-Chung Chang TW; Shu-Tzu Wang TW, Method of placement and routing for an array device.
  89. Van Essen,Brian Christopher; Kidd,Jeffrey Wayne; Petersen,Christopher Maverick; Schmit,Herman H., Method of securing programmable logic configuration data.
  90. Allen, Tim; Fairman, Michael; Pritchard, Jeffrey Orion; Hoyer, Bryan, Methods and apparatus for implementing parameterizable processors and peripherals.
  91. Tardo,Joseph; Matthews,Donald P., Methods and apparatus for performing encryption and authentication.
  92. Albrecht Mark ; Wildgrube Frank, Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage.
  93. Rabin, Michael O.; Shasha, Dennis E., Methods and apparatus for protecting information.
  94. Trimberger,Stephen M., Methods and circuits for preventing the overwriting of memory frames in programmable logic devices.
  95. Trimberger,Stephen M., Methods and circuits for protecting proprietary configuration data for programmable logic devices.
  96. Trimberger,Stephen M., Methods and circuits for protecting proprietary configuration data for programmable logic devices.
  97. Lee Jan Young, Methods for implementing circuit designs in physical circuits.
  98. Trimberger, Stephen M., Methods of intrusion detection and prevention in secure programmable logic devices.
  99. Trimberger,Stephen M., Methods of providing error correction in configuration bitstreams for programmable logic devices.
  100. Curd Derek R. ; Jacobson Neil G. ; Diba Sholeh ; Lee Napoleon W. ; Ku Wei-Yi ; Rao Kameswara K., Overridable data protection mechanism for PLDs.
  101. Curd Derek R. ; Jacobson Neil G. ; Diba Sholeh ; Lee Napoleon W. ; Ku Wei-Yi ; Rao Kameswara K., Overridable data protection mechanism for PLDs.
  102. Harry N. Gardner ; Debra S. Harris ; Michael D. Lahey ; Stacia L. Patton ; Peter M. Pohlenz, Parameter adjustment in a MOS integrated circuit.
  103. Karchmer David ; Redman Scott D. ; Chen Jeffrey ; Schleicher James, Programmable logic array device design using parameterized logic modules.
  104. Hartmann Robert F. (San Jose CA) Chan Yiu-Fai (Saratoga CA) Frankovich Robert (Cupertino CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
  105. Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
  106. Hartmann Robert F. (San Jose CA) Wong Sau-Ching (Hillsborough CA) Chan Yiu-Fai (Saratoga CA) Ou Jung-Hsing (Sunnyvale CA), Programmable logic array device using EPROM technology.
  107. Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Pedersen Bruce B. (Santa Clara CA) Veenstra Kerry (San Jose CA), Programmable logic array having local and long distance conductors.
  108. Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA), Programmable logic device having a compressed configuration file and associated decompression.
  109. Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
  110. Trimberger,Stephen M., Programmable logic device that supports secure and non-secure modes of decryption-key access.
  111. Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
  112. Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks with programmable clocking.
  113. Pang, Raymond C.; Sze, Walter N.; Thendean, John M.; Trimberger, Stephen M.; Wong, Jennifer, Programmable logic device with method of preventing readback.
  114. So Hock-Chuen (Milpitas CA) Wong Sau-Ching (Hillsborough CA), Programmable logic devices with spare circuits for use in replacing defective circuits.
  115. Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic element interconnections for programmable logic array integrated circuits.
  116. Veenstra Kerry S. (Concord CA), Programmable logic storage element for programmable logic devices.
  117. Hartmann Robert F. (San Jose CA) Chan Yiu-Fai (Saratoga CA) Frankovich Robert J. (Cupertino CA) Ou Jung-Hsing (Sunnyvale CA) So Hock C. (Milpitas CA) Wong Sau-Ching (Hillsborough CA), Programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits.
  118. Vanden Berge Thomas A., Proprietary information protection method.
  119. Dupenloup Guy,FRX, RTL analysis tool.
  120. Mueller David J. (Naperville IL) Prysby Daniel G. (Elk Grove IL) Moravec John V. (Willow Springs IL) Watson George A. (Fullerton CA), Reactive computer system adaptive to a plurality of program inputs.
  121. Trimberger,Stephen M., Read-and write-access control circuits for decryption-key memories on programmable logic devices.
  122. Gee John K. ; Greve David A. ; Hardin David S. ; Kamin Raymond A. ; Hiratzka T. Douglas ; Mass Allen P. ; Masters Michael H. ; Mykris Nick M., Real time processor optimized for executing JAVA programs.
  123. Madurawe Raminda (Sunnyvale CA), Reconfigurable programmable logic device having static and non-volatile memory.
  124. Pedersen Bruce B. (Santa Clara CA), Registered logic macrocell with product term allocation and adjacent product term stealing.
  125. Pedersen Bruce B. (Santa Clara CA), Registered logic macrocell with product term allocation and adjacent product term stealing.
  126. Davis Derek L., Secure BIOS.
  127. Walker Richard C., Secure communication and control system for monitoring, recording, reporting and/or restricting unauthorizeduse of vehicle..
  128. Matyas, Jr.,Stephen Michael; Peyravian,Mohammad; Roginsky,Allen Leonid; Zunic,Nevenko, Secure data storage and retrieval in a client-server environment.
  129. Levy Paul S. ; Cornelius Steve, Secure mass storage system for computers.
  130. Brun, Philippe; Coulier, Charles, Secure memory management method.
  131. Rodgers,Steve; Chen,Sherman (Xuemin), Secure verification using a set-top-box chip.
  132. Trimberger,Stephen M., Self-erasing memory for protecting decryption keys and proprietary configuration data.
  133. Maeda, Shigenobu, Semiconductor device, terminal device and communication method.
  134. Trimberger Stephen M. (San Jose CA), Shadow DRAM for programmable logic devices.
  135. Tsutsui,Kyoya; Haneda,Naoya; Akagiri,Kenzo, Signal reproducing method and device, signal recording method and device, and code sequence generating method and device.
  136. Carter William S. (Santa Clara CA), Special interconnect for configurable logic array.
  137. Katsioulas, Athanassios; Chow, Stan; Avidan, Jacob; Fotakis, Dimitris, Standard block architecture for integrated circuit design.
  138. New Bernard J. (Los Gatos CA), Structure and method for configuration of a field programmable gate array.
  139. Kelem Steven H. ; Burnham James L., System and method for PLD bitstream encryption.
  140. Drews, Paul, System and method for checking authorization of remote configuration operations.
  141. Kodosky, Jeffrey L.; Andrade, Hugo; Odom, Brian Keith; Butler, Cary Paul; Schultz, Kevin L., System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations.
  142. Stamm,Reto; O'Connor,Mary; Brotelande,Christophe, System and method for testing parameterized logic cores.
  143. Trimberger,Stephen M., System and method for using a PLD identification code.
  144. Kittirutsunetorn Kitti (957 Durlane Ct. Sunnyvale CA 94087), System for protection of software in memory against unauthorized use.
  145. Ginter Karl L. ; Shear Victor H. ; Sibert W. Olin ; Spahn Francis J. ; Van Wie David M., Systems and methods for secure transaction management and electronic rights protection.
  146. De Kaushik ; Venkatraman Siva ; Gunda Arun, Test shells for protecting proprietary information in asic cores.
  147. Dupenloup Guy,FRX, VDHL/Verilog expertise and gate synthesis automation system.
  148. Abdo,Samer; Ambuehl,Rolf; Bodenmann,Olivier, Wireless secure device.
  149. DeRoo David T. ; Nicol Mark D. ; Krau Michael P., Write once read only registers.

이 특허를 인용한 특허 (2)

  1. Coker, Kenny T.; Pohm, David A.; Van Aken, Stephen P.; Danielson, Michael B., Secure subsystem.
  2. Coker, Kenny T.; Pohm, David A.; Van Aken, Stephen P.; Danielson, Michael B., Secure subsystem.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로