$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Nitride-based multi-junction solar cell modules and methods for making the same

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-031/042
  • H01L-031/0232
  • H01L-021/00
출원번호 US-0891202 (2010-09-27)
등록번호 US-8624103 (2014-01-07)
발명자 / 주소
  • Li, Jizhong
출원인 / 주소
  • Taiwan Semiconductor Manufacturing Company, Ltd.
대리인 / 주소
    Slater & Matsil, L.L.P.
인용정보 피인용 횟수 : 1  인용 특허 : 256

초록

A backside illuminated multi junction solar cell module includes a substrate, multiple multi junction solar cells, and a cell interconnection that provides a series connection between at least two of the multi junction solar cells. The substrate may include a material that is substantially transpare

대표청구항

1. A method comprising: forming a plurality of solar cell mesas over a substrate;providing, in each mesa, a first active cell for absorbing solar radiation for conversion into electrical energy, the providing the first active cell comprising epitaxially growing a first active cell layer over the sub

이 특허에 인용된 특허 (256)

  1. Nakahata, Seiji; Hirota, Ryu; Motoki, Kensaku; Okahisa, Takuji; Uematsu, Kouji, A1InGaN mixture crystal substrate, method of growing same and method of producing same.
  2. Mirabedini,Mohammad R.; Sukharev,Valeriy, Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide.
  3. Vawter G. Allen ; Hietala Vincent M. ; Zolper John C. ; Mar Alan ; Hohimer John P., Apparatus for millimeter-wave signal generation.
  4. Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
  5. De Los Santos Hector J., Bipolar junction transistor (BJT)--resonant tunneling diode (RTD) oscillator circuit and method.
  6. Sato Fumihiko,JPX, Bipolar transistor having an emitter region formed of silicon carbide.
  7. Walukiewicz,Wladyslaw; Yu,Kin Man; Wu,Junqiao; Schaff,William J., Broad spectrum solar cell.
  8. Lindert,Nick; Cea,Stephen M., Bulk non-planar transistor having strained enhanced mobility and methods of fabrication.
  9. Sawyer Ralph V. (Lancaster CA) Szuwalski Bill (Lancaster CA), Computer circuit card puller.
  10. Schubert Peter J. (Kokomo IN), Confined lateral selective epitaxial growth.
  11. Fitzgerald,Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  12. Biwa,Goshi; Okuyama,Hiroyuki; Doi,Masato; Oohata,Toyoharu, Crystal growth method for nitride semiconductor and formation method for semiconductor device.
  13. Nishida Shoji (Fujisawa JPX), Crystalline solar cell and method for producing the same.
  14. Olson Jerry M. (Lakewood CO) Kurtz Sarah R. (Golden CO), Current-matched high-efficiency, multijunction monolithic solar cells.
  15. Luan, Hsin-Chiao; Kimerling, Lionel C., Cyclic thermal anneal for dislocation reduction.
  16. Borchert Bernd,DEX ; Stegmuller Bernhard,DEX, DFB laser diode structure having complex optical grating coupling.
  17. Takagi, Takeshi; Inoue, Akira, DTMOS device having low threshold voltage.
  18. Imer,Bilge M.; Speck,James S.; DenBaars,Steven P., Defect reduction of non-polar and semi-polar III-Nitrides with sidewall lateral epitaxial overgrowth (SLEO).
  19. Shchukin,Vitaly; Ledentsov,Nikolai, Defect-free semiconductor templates for epitaxial growth.
  20. Shchukin, Vitaly; Ledentsov, Nikolai, Defect-free semiconductor templates for epitaxial growth and method of making same.
  21. Kulkarni Shriram ; Mazumder Pinaki ; Haddad George I., Digital logic design using negative differential resistance diodes and field-effect transistors.
  22. Craven, Michael D.; Denbaars, Steven P.; Speck, James Stephen, Dislocation reduction in non-polar gallium nitride thin films.
  23. Vangieson Edward A. (Lawrenceville NJ) York Pamela K. (Trenton NJ) Connolly John C. (Monmouth Junction NJ), Distributed feedback-channeled substrate planar semiconductor laser.
  24. Buynoski, Matthew S.; An, Judy Xilin; Wang, Haihong; Yu, Bin, Double spacer FinFET formation.
  25. Boyanov, Boyan; Doyle, Brian; Kavalieros, Jack; Murthy, Anand; Chau, Robert, Double-gate transistor with enhanced carrier mobility.
  26. Ding,Li; Mazumder,Pinaki, Dynamic circuits having improved noise tolerance and method for designing same.
  27. Shichijo Hisashi ; Matyi Richard J., Epitaxial layer on a heterointerface.
  28. Shih-Yuan Wang ; Changhua Chen ; Yong Chen ; Scott W. Corzine ; R. Scott Kern ; Richard P. Schneider, Jr., Epitaxial material grown laterally within a trench and method for producing same.
  29. Dakshina-Murthy, Srikanteswara; Yang, Chih-Yuh; Yu, Bin, Epitaxially grown fin for FinFET.
  30. Joshi, Rajiv V; Williams, Richard Q, FET channel having a strained lattice structure along multiple surfaces.
  31. Yamaguchi Atsushi,JPX ; Kimura Akitaka,JPX ; Sasaoka Chiaki,JPX, Fabrication of nitride semiconductor light-emitting device.
  32. Kinoshita,Atsuhiro; Koga,Junji, Field effect transistor and manufacturing method thereof.
  33. Matsushita,Daisuke; Nishikawa,Yukie; Satake,Hideki; Fukushima,Noburu, Field effect transistor and method of manufacturing the same.
  34. Lin, Ming-Ren; Goo, Jung-Suk; Wang, Haihong; Xiang, Qi, FinFET device incorporating strained silicon in the channel region.
  35. Fiorenza, James; Lochtefeld, Anthony; Bai, Jie; Park, Ji-Soo; Hydrick, Jennifer; Li, Jizhong; Cheng, Zhiyuan, Formation of devices by epitaxial layer overgrowth.
  36. Maszara,Witold P.; Goo,Jung Suk; Pan,James N.; Xiang,Qi, Formation of finFET using a sidewall epitaxial layer.
  37. Capewell,Adam Daniel; Grasby,Timothy John; Parker,Evan Hubert Cresswell; Whall,Terence, Formation of lattice-tuning semiconductor substrates.
  38. Seliskar,John J., Fully-depleted castellated gate MOSFET device and method of manufacture thereof.
  39. Tadatomo Kazuyuki,JPX ; Okagawa Hiroaki,JPX ; Ohuchi Youichiro,JPX ; Miyashita Keiji,JPX ; Hiramatsu Kazumasa,JPX ; Sawaki Nobuhiko,JPX ; Yahashi Katsunori,JPX ; Shibata Takumi,JPX, GAN group crystal base member having low dislocation density, use thereof and manufacturing methods thereof.
  40. Usui Akira,JPX ; Sakai Akira,JPX ; Sunakawa Haruo,JPX ; Mizuta Masashi,JPX ; Matsumoto Yoshishige,JPX, GaN crystal film, a group III element nitride semiconductor wafer and a manufacturing process therefor.
  41. Wang, Tao, GaN structures having low dislocation density and methods of manufacture.
  42. Stirn Richard J. (Pomona CA), Gallium arsenide single crystal solar cell structure and method of making.
  43. Sato,Hisao; Sugahara,Tomoya; Kitazawa,Shinji; Muramoto,Yoshihiko; Sakai,Shiro, Gallium nitride compound semiconductor device and manufacturing method.
  44. D'Evelyn,Mark Philip; Park,Dong Sil; LeBoeuf,Steven Francis; Rowland,Larry Burton; Narang,Kristi Jean; Hong,Huicong; Arthur,Stephen Daley; Sandvik,Peter Micah, Gallium nitride crystals and wafers and method of making.
  45. Weichold Mark H. (College Station TX) Kinard William B. (Bryan TX) Kirk Wiley P. (College Station TX), Gate adjusted resonant tunnel diode device and method of manufacture.
  46. Wada, Kazumi; Kimerling, Lionel C.; Ishikawa, Yasuhiko; Cannon, Douglas D.; Liu, Jifeng, Ge photodetectors.
  47. Gunn, III,Lawrence C.; Capellini,Giovanni; Masini,Gianlorenzo, Germanium integrated CMOS wafer and method for manufacturing the same.
  48. Naoki Shibata JP; Jun Ito JP; Toshiaki Chiyo JP; Shizuyo Asami JP; Hiroshi Watanabe JP; Shinya Asami JP, Group III nitride compound semiconductor device and method for producing.
  49. Shibata, Naoki; Chiyo, Toshiaki; Senda, Masanobu; Ito, Jun; Watanabe, Hiroshi; Asami, Shinya; Asami, Shizuyo, Group III nitride compound semiconductor device and method for producing the same.
  50. Shibata,Naoki; Ito,Jun; Chiyo,Toshiaki; Asami,Shizuyo; Watanabe,Hiroshi; Asami,Shinya, Group III nitride compound semiconductor device and method for producing the same.
  51. Tokunaga Hiroyuki (Kawasaki JPX) Yonehara Takao (Atsugi JPX), Group III-V compound crystal article using selective epitaxial growth.
  52. Hiramatsu, Kazumasa; Miyake, Hideto; Maeda, Takayoshi; Iyechika, Yasushi, Group III-V compound semiconductor and method of producing the same.
  53. Kuramoto, Masaru; Sunakawa, Haruo, Group III-V compound semiconductor crystal structure and method of epitaxial growth of the same as well as semiconductor device including the same.
  54. Ho Frank F. (Yorba Linda CA) Yeh Milton Y. (Santa Monica CA), High efficiency multi-junction solar cell.
  55. Lillington David R. ; Joslin David E., High efficiency multi-junction solar cells.
  56. Iles, Peter A.; Ho, Frank F.; Yeh, Yea-Chuan M., High efficiency, monolithic multijunction solar cells containing lattice-mismatched materials and methods of forming same.
  57. Nowak, Edward J.; Rainey, BethAnn, High mobility crystalline planes in double-gate CMOS technology.
  58. Anderson,Brent A.; Leong,MeiKei; Nowak,Edward J., High mobility plane CMOS SOI.
  59. Botez Dan ; Mawst Luke J. ; Mirabedini Ali R., High peak current density resonant tunneling diode.
  60. Chu, Jack Oon, High performance FET devices and methods therefor.
  61. Chu,Jack Oon, High speed Ge channel heterostructures for field effect devices.
  62. Nowak,Edward J., High-performance CMOS SOI devices on hybrid crystal-oriented substrates.
  63. J. Paul A. van der Wagt, High-speed comparator utilizing resonant tunneling diodes and associated method.
  64. Kurtz Steven R. ; Allerman Andrew A. ; Klem John F. ; Jones Eric D., InGaAsN/GaAs heterojunction for multi-junction solar cells.
  65. Ohkubo Yoshiyuki,JPX ; Nishizaka Kan,TRX, Information recording medium, method for manufacturing the medium, and apparatus for manufacturing the medium.
  66. Sugii, Nobuyuki; Ohnishi, Kazuhiro; Washio, Katsuyoshi, Insulated-gate field-effect transistor, method of fabricating same, and semiconductor device employing same.
  67. Betsch, Regis J.; Liu, Michael S.; Tufte, Obert N., Integrated three-dimensional localized epitaxial growth of Si with localized overgrowth of GaAs.
  68. Demeester Piet M. (Gent BEX) Ackaert Ann M. (Gent BEX) Van Daele Peter P. (Aalst BEX) Lootens Dirk U. (Deinze BEX), Integration of GaAs on Si substrates.
  69. Shang,Huiling; Ieong,Meikei; Chu,Jack Oon; Guarini,Kathryn W., Integration of strained Ge into advanced CMOS technology.
  70. Izu Masatsugu (Southfield MI) Nath Prem (Rochester MI), Isolation layer for photovoltaic device and method of producing same.
  71. Korber,Mark S., Isolation regions for semiconductor devices and their formation.
  72. Lochtefeld, Anthony J., Lattice-mismatched semiconductor structures and related methods for device fabrication.
  73. Currie, Matthew T.; Lochtefeld, Anthony J.; Cheng, Zhiyuan; Langdo, Thomas A., Lattice-mismatched semiconductor structures on insulators.
  74. Takayuki Yuasa JP; Yoshihiro Ueta JP, Layered structure including a nitride compound semiconductor film and method for making the same.
  75. Horng,Ray Hua; Wu,Tung Hsing; Huang,Shao Hua; Chiu,Chi Ying, Light emitting diode and method for producing the same.
  76. Ouyang, Qiqing Christine; Chu, Jack Oon, Low leakage heterojunction vertical transistors and high performance devices thereof.
  77. Goodwin-Johansson, Scott H., Low power tunneling metal-oxide-semiconductor (MOS) device.
  78. Reichert Walter F. (East Brunswick NJ), Low resistance gallium arsenide field effect transistor.
  79. Morita, Etsuo, METHOD OF MANUFACTURING CRYSTAL OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL SUBSTRATE OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL FILM OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, AND METHOD.
  80. Ueda,Takashi, Manufacturing method for semiconductor substrate and manufacturing method for semiconductor device.
  81. Wu Albert T. (San Jose CA) Nozaki Shinji (Tokyo CA JPX) George Thomas (Albany CA) Lee Sandra S. (Los Altos CA) Umeno Masayoshi (Nagoya JPX), Masking technique for depositing gallium arsenide on silicon.
  82. Joshi Abhay M. (Plainsboro NJ), Method and apparatus for monolithic optoelectronic integrated circuit using selective epitaxy.
  83. Yue Jerry (Roseville MN) Liu Michael S. T. (Bloomington MN), Method for fabricating self-aligned semiconductor devices.
  84. Nakamura Tomofumi (Kyoto JPX), Method for forming SOI structure.
  85. Pham, Daniel T.; Barr, Alexander L.; Mathew, Leo; Nguyen, Bich-Yen; Vandooren, Anne M.; White, Ted R., Method for forming a double-gated semiconductor device.
  86. Bich-Yen Nguyen ; William J. Taylor, Jr. ; Philip J. Tobin ; David L. O'Meara ; Percy V. Gilbert ; Yeong-Jyh T. Lii ; Victor S. Wang, Method for forming a semiconductor device with an opening in a dielectric layer.
  87. Taylor, Jr., William J.; Adetutu, Olubunmi O.; Anderson, Steven G. H., Method for forming an electronic structure using etch.
  88. Ota Yorito,JPX ; Masato Hiroyuki,JPX ; Kumabuchi Yasuhito,JPX ; Kitabatake Makoto,JPX, Method for forming an ohmic electrode.
  89. Buynoski, Matthew S.; Dakshina-Murthy, Srikanteswara; Tabery, Cyrus E.; Wang, Haihong; Yang, Chih-Yuh; Yu, Bin, Method for forming fins in a FinFET device using sacrificial carbon layer.
  90. Sasaoka, Chiaki, Method for forming group-III nitride semiconductor layer and group-III nitride semiconductor device.
  91. Ota Yorito,JPX ; Masato Hiroyuki,JPX ; Kumabuchi Yasuhito,JPX ; Kitabatake Makoto,JPX, Method for forming ohmic electrode, and semiconductor device.
  92. Nakato Tatsuo, Method for forming silicon-germanium/Si/silicon dioxide heterostructure using germanium implant.
  93. Krivokapic, Zoran; An, Judy Xilin; Yu, Bin, Method for forming tri-gate FinFET with mesa isolation.
  94. Tong,Qin Yi; Fountain, Jr.,Gaius Gillman; Enquist,Paul M., Method for low temperature bonding and bonded structure.
  95. Koike, Masayoshi; Nagai, Seiji, Method for manufacturing group III nitride compound semiconductor and a light-emitting device using group III nitride compound semiconductor.
  96. Haruo Sunakawa JP; Akira Usui JP, Method for manufacturing group III-V compound semiconductors.
  97. Takasu Hidemi (Kyoto JPX), Method for manufacturing semiconductor device having grown layer on insulating layer.
  98. Beaumont Bernard,FRX ; Gibart Pierre,FRX ; Guillaume Jean-Claude,FRX ; Nataf Gilles,FRX ; Vaille Michel,FRX ; Haffouz Soufien,FRX, Method for producing a gallium nitride epitaxial layer.
  99. Meister Thomas (Taufkirchen DEX) Stengl Reinhard (Stadtbergen DEX), Method for producing a laterally limited single-crystal region with selective epitaxy and the employment thereof for man.
  100. Koide, Norikatsu, Method for producing semiconductor light emitting device and semiconductor light emitting device produced by such method.
  101. Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor eiplayers.
  102. Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor epilayers.
  103. Fu,Chu Yun; Lu,Chih Cheng; Jang,Syun Ming, Method of achieving improved STI gap fill with reduced stress.
  104. Xiang,Qi; Pan,James N.; Goo,Jung Suk, Method of fabricating an integrated circuit channel region.
  105. Bin Yu, Method of forming a double gate transistor having an epitaxial silicon/germanium channel region.
  106. Yee-Chia Yeo ; Fu-Liang Yang TW; Chenming Hu TW, Method of forming a transistor with a strained channel.
  107. Shichijo Hisashi (Garland TX) Matyi Richard J. (Richardson TX), Method of forming an epitaxial layer on a heterointerface.
  108. Djomehri, Ihsan J.; Goo, Jung-Suk; Krishnan, Srinath; Maszara, Witold P.; Pan, James N.; Xiang, Qi, Method of growing as a channel region to reduce source/drain junction capacitance.
  109. Van der Wagt Jan Paul ; Wilk Glen D. ; Wallace Robert M., Method of growing crystalline silicon overlayers on thin amorphous silicon oxide layers and forming by method a resonant tunneling diode.
  110. Kiyoku Hiroyuki,JPX ; Nakamura Shuji,JPX ; Kozaki Tokuya,JPX ; Iwasa Naruhito,JPX ; Chocho Kazuyuki,JPX, Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device.
  111. Reichert, Walter F., Method of making a gallium arsenide field effect transistor.
  112. Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Method of making a monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substr.
  113. Koh Risho (Tokyo JPX), Method of making a transistor having easily controllable impurity profile.
  114. Umeno Masayoshi (Nagoya JPX) Sakai Shiro (Nagoya JPX) Yahagi Shinichiro (Ohbu JPX), Method of making an epitaxial gallium arsenide semiconductor wafer using a strained layer superlattice.
  115. Mosher Dan M. (Plano TX) Blanton Cornelia H. (Plano TX) Trogolo Joe R. (Plano TX) Latham Larry (Garland TX) Cotton David R. (Plano TX), Method of making an integrated circuit that combines multi-epitaxial power transistors with logic/analog devices.
  116. Singh,Jagar; Hou,Yong Tian; Li,Ming Fu, Method of making resonant tunneling diodes and CMOS backend-process-compatible three dimensional (3-D) integration.
  117. Pankove Jacques I. (Princeton NJ) Wu Chung P. (Trenton NJ), Method of making selective crystalline silicon regions containing entrapped hydrogen by laser treatment.
  118. Mori Toshihiko (Kawasaki JPX) Sakuma Yoshiki (Kawasaki JPX), Method of making semiconductor device by selective epitaxial growth.
  119. Thomas, III, Stephen; Elliot, Ken; Chow, Dave, Method of manufacture for 80 nanometer diameter resonant tunneling diode with improved peak-to-valley ratio and resonant tunneling diode therefrom.
  120. Kajikawa Yasutomo (Itami JPX), Method of manufacturing a heterojunction bipolar transistor involving etch and refill.
  121. Yacobi Ben G. (Natick MA) Zemon Stanley (Brookline MA) Jagannath Chirravuri (Needham MA), Method of manufacturing an heteroepitaxial semiconductor structure.
  122. Saito Junji (Yamahashi JPX), Method of manufacturing semiconductor device with reduced side gate effect.
  123. Koh Risho (Tokyo JPX) Ogura Atsushi (Tokyo JPX), Method of producing a semiconductor on insulating substrate, and a method of forming a transistor thereon.
  124. Dietz,Franz; Dudek,Volker; Graf,Michael, Method of producing active semiconductor layers of different thicknesses in an SOI wafer.
  125. Bozler Carl O. (Sudbury MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert W. (Weymouth MA), Method of producing sheets of crystalline material.
  126. Seifert, Werner, Method to produce germanium layers.
  127. Yang,Fu Liang; Yeo,Yee Chia; Hu,Chenming, Methods and structures for planar and multiple-gate transistors formed on SOI.
  128. Zheleva,Tsvetanka; Thomson,Darren B.; Smith,Scott A.; Linthicum,Kevin J.; Gehrke,Thomas; Davis,Robert F., Methods of fabricating gallium nitride semiconductor layers by lateral growth into trenches.
  129. Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts.
  130. Majumdar,Arun; Shakouri,Ali; Sands,Timothy D.; Yang,Peidong; Mao,Samuel S.; Russo,Richard E.; Feick,Henning; Weber,Eicke R.; Kind,Hannes; Huang,Michael; Yan,Haoquan; Wu,Yiying; Fan,Rong, Methods of fabricating nanostructures and nanowires and devices fabricated therefrom.
  131. Lochtefeld,Anthony J.; Langdo,Thomas A.; Hammond,Richard; Currie,Matthew T.; Braithwaite,Glyn; Fitzgerald,Eugene A., Methods of forming strained-semiconductor-on-insulator finFET device structures.
  132. Gunn, III, Lawrence C.; Capellini, Giovanni; Rattier, Maxime Jean; Pinguet, Thierry J., Methods of incorporating germanium within CMOS process.
  133. Cohen,Guy M.; Reznicek,Alexander; Saenger,Katherine L.; Yang,Min, Mixed orientation and mixed material semiconductor-on-insulator wafer.
  134. Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
  135. Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
  136. Choi Hong K. (Concord MA) Tsaur Bor-Yeu (Bedford MA) Turner George W. (Chelmsford MA), Monolithic integration of silicon and gallium arsenide devices.
  137. Macdonald Perry A. (Culver City CA) Larson Lawrence E. (Bethesda MD) Case Michael G. (Thousand Oaks CA) Matloubian Mehran (Encino CA) Chen Mary Y. (Agoura CA) Rensch David B. (Thousand Oaks CA), Monolithic microwave integrated circuit and method.
  138. Paton, Eric N.; Xiang, Qi; Besser, Paul R.; Lin, Ming-Ren; Ngo, Minh V.; Wang, Haihong, Mosfets incorporating nickel germanosilicided gate and methods for their formation.
  139. Narayanan,Authi A.; Schwartz,Joel A., Multi-junction photovoltaic cell having buffer layers for the growth of single crystal boron compounds.
  140. Rim, Kern, Multiple gate MOSFET structure with strained Si Fin body.
  141. Zaidi, Saleem H., Nanostructures for hetero-expitaxial growth on silicon substrates.
  142. Majumdar, Arun; Shakouri, Ali; Sands, Timothy D.; Yang, Peidong; Mao, Samuel S.; Russo, Richard E.; Feick, Henning; Weber, Eicke R.; Kind, Hannes; Huang, Michael; Yan, Haoquan; Wu, Yiying; Fan, Rong, Nanowires, nanostructures and devices fabricated therefrom.
  143. Krivokapic, Zoran; An, Judy Xilin; Dakshina-Murthy, Srikanteswara; Wang, Haihong; Yu, Bin, Narrow fin FinFET.
  144. Kobayashi, Toshimasa; Yanashima, Katsunori; Yamaguchi, Takashi; Nakajima, Hiroshi, Nitride semiconductor device and method of manufacturing the same.
  145. Kiyoku, Hiroyuki; Nakamura, Shuji; Kozaki, Tokuya; Iwasa, Naruhito; Chocho, Kazuyuki, Nitride semiconductor growth method, nitride semiconductor substrate, and nitride semiconductor device.
  146. Li, Jizhong, Nitride-based multi-junction solar cell modules and methods for making the same.
  147. Sugiura Lisa,JPX ; Ishikawa Masayuki,JPX ; Nunoue Shinya,JPX ; Onomura Masaaki,JPX ; Yamamoto Masahiro,JPX, Nitride-based semiconductor element and method for manufacturing the same.
  148. Hata,Masayuki; Kunisato,Tatsuya; Hayashi,Nobuhiko, Nitride-based semiconductor element and method of forming nitride-based semiconductor.
  149. Kunisato, Tatsuya; Nomura, Yasuhiko; Kano, Takashi; Ohbo, Hiroki; Hata, Masayuki, Nitride-based semiconductor element and method of forming nitride-based semiconductor.
  150. Saxler,Adam William; Smith,Richard Peter; Sheppard,Scott T., Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses.
  151. Krivokapic,Zoran, Non-volatile memory device.
  152. Sano, Masahiko; Nonaka, Mitsuhiro; Kamada, Kazumi; Yamamoto, Masashi, Opposed terminal structure having a nitride semiconductor element.
  153. Sato Shunichi,JPX, Optical semiconductor device having a multilayer reflection structure.
  154. Yasushi Nanishi JP; Michio Kadota JP, Opto-electronic integrated circuit.
  155. Hsin-Chiao Luan ; Lionel C. Kimerling, Oxidation of silicon on germanium.
  156. Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
  157. Shiotsuka Hidenori,JPX ; Mori Takahiro,JPX ; Kataoka Ichiro,JPX ; Takada Takeshi,JPX ; Yamada Satoru,JPX ; Shiotsuka Ayako,JPX, Photovoltaic device.
  158. Kenney Danny J., Process for growing epitaxial silicon in the windows of an oxide-patterned wafer.
  159. Green,Mino, Process for making island arrays.
  160. Nishida Shoji (Fujisawa JPX) Yamagata Kenji (Kawasaki JPX), Process for producing a thin silicon solar cell.
  161. Mizutani Hidemasa (Sagamihara JPX), Process for producing crystal article.
  162. Mizutani Hidemasa (Sagamihara JPX), Process for producing crystal article.
  163. Nishijima,Kazuki; Senda,Masanobu; Chiyo,Toshiaki; Ito,Jun; Shibata,Naoki; Hayashi,Toshimasa, Process for producing group III nitride compound semiconductor.
  164. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Process for producing semiconductor article.
  165. Nishida Shoji (Nagahama JPX) Yonehara Takao (Atsugi JPX), Process for producing substrate for selective crystal growth, selective crystal growth process and process for producing.
  166. Jeffrey A. Babcock DE; Scott G. Balster DE; Gregory E. Howard ; Angelo Pinto DE; Philipp Steinmann DE, Programmable neuron MOSFET on SOI.
  167. Inai Motohiko (Tsukuba JPX), Quantum effect device.
  168. Tanamoto Tetsufumi,JPX ; Katoh Riichi,JPX ; Zhang Li,JPX ; Sakai Tadashi,JPX ; Takahashi Shigeki,JPX ; Suzuki Taketoshi,JPX, Quantum effect device.
  169. Cavanaugh Marion E. (792 Paul Ave. Palo Alto CA 94306), Quantum field effect device with source extension region formed under a gate and between the source and drain regions.
  170. Cheng, Zhiyuan; Sheen, Calvin, Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures.
  171. Watanabe Hiroshi,JPX ; Yasuda Naoki,JPX ; Toriumi Akira,JPX ; Tanaka Tomoharu,JPX ; Tanzawa Toru,JPX, Quantum tunneling effect device and semiconductor composite substrate.
  172. Watanabe Hiroshi,JPX ; Yasuda Naoki,JPX ; Toriumi Akira,JPX ; Tanaka Tomoharu,JPX ; Tanzawa Toru,JPX, Quantum tunneling effect device and semiconductor composite substrate.
  173. Fisher, Ken Scott; Baxter, Kevin Cotton, Quantum tunneling transistor.
  174. Kubena Randall L. (Agoura CA), Quantum well structure with self-aligned gate and method of making the same.
  175. Fan John C. C. (Chestnut Hill MA) Tsaur Bor-Yeu (Arlington MA) Gale Ronald P. (Bedford MA) Davis Frances M. (Framingham MA), Reducing dislocations in semiconductors utilizing repeated thermal cycling during multistage epitaxial growth.
  176. D'Evelyn, Mark Philip; Cao, Xian An; Zhang, Anping; LeBoeuf, Steven Francis; Hong, Huicong; Park, Dong Sil; Narang, Kristi Jean, Resonant cavity light emitting devices and associated method.
  177. Simmons Jerry A. ; Sherwin Marc E. ; Drummond Timothy J. ; Weckwerth Mark V., Resonant tunneling device with two-dimensional quantum well emitter and base layers.
  178. Vander Wagt Jan Paul ; Tang Hao, Resonant tunneling memory.
  179. Geis Michael W. ; Brown Elliott R. ; Eglash Stephen J. ; Dennis Christopher L., Resonant-tunneling transmission line technology.
  180. Bin Yu, SOI chip having multiple threshold voltage MOSFETs by using multiple channel materials and method of fabricating same.
  181. Salerno Jack P. (Waban MA) Lee Jhang W. (Mansfield MA) McCullough Richard E. (Wrentham MA), Selective OMCVD growth of compound semiconductor materials on silicon substrates.
  182. Xiang, Qi; Pan, James N.; Lin, Ming Ren, Self aligned double gate transistor having a strained channel region and process therefor.
  183. Berger,Paul R., Self-aligned and self-limited quantum dot nanoswitches and methods for making same.
  184. Shinichi Takagi JP, Semiconductor device.
  185. Takagi, Takeshi; Inoue, Akira, Semiconductor device.
  186. Arisumi Osamu,JPX ; Nishiyama Akira,JPX ; Yoshimi Makoto,JPX, Semiconductor device and manufacturing method thereof.
  187. Sugiyama Naoharu,JPX ; Kurobe Atsushi,JPX, Semiconductor device and memory device.
  188. Ochimizu,Hirosato; Mishima,Yasuyoshi, Semiconductor device and method for fabricating the same.
  189. Sakuma Yoshiki,JPX ; Sugiyama Yoshihiro,JPX ; Muto Shunichi,JPX, Semiconductor device and method of fabricating the same.
  190. Sakuma Yoshiki,JPX ; Sugiyama Yoshihiro,JPX ; Muto Shunichi,JPX, Semiconductor device and method of fabricating the same.
  191. Segawa, Mizuki; Yabu, Toshiki; Matsuzawa, Akira, Semiconductor device and method of manufacturing the same.
  192. Jones, Robert E.; White, Bruce E., Semiconductor device and method therefor.
  193. Takagi,Takeshi; Inoue,Akira, Semiconductor device having SiGe channel region.
  194. Xiang, Qi; Goo, Jung-Suk; Wang, Haihong, Semiconductor device having a thick strained silicon layer and method of its formation.
  195. Krivokapic, Zoran, Semiconductor device having conductive structures formed near a gate electrode.
  196. Cheng,Shui Ming; Chen,Hung Wei; Xuan,Zhong Tang, Semiconductor device having high drive current and method of manufacturing thereof.
  197. Grant, John M.; Stephens, Tab A., Semiconductor device incorporating a defect controlled strained channel structure and method of making the same.
  198. Grant,John M.; Stephens,Tab A., Semiconductor device incorporating a defect controlled strained channel structure and method of making the same.
  199. Chen, Howard H.; Hsu, Louis L.; Wang, Li-Kong, Semiconductor device on a combination bulk silicon and silicon-on-insulator (SOI) substrate.
  200. Saito Junji (Yamahashi JPX), Semiconductor device with reduced side gate effect.
  201. Oda,Katsuya; Sugii,Nobuyuki; Miura,Makoto; Suzumura,Isao; Washio,Katsuyoshi, Semiconductor device, semiconductor circuit module and manufacturing method of the same.
  202. Saxler,Adam William, Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same.
  203. Fitzgerald ; Jr. Eugene A. (Bridgewater NJ), Semiconductor devices with low dislocation defects.
  204. Bude,Jeff Devin; Carroll,Malcolm; King,Clifford Alan, Semiconductor devices with reduced active region defects and unique contacting schemes.
  205. Bude,Jeffrey Devin; Carroll,Malcolm; King,Clifford Alan, Semiconductor devices with reduced active region defects and unique contacting schemes.
  206. Vineis,Christopher; Yang,Vicky; Currie,Matthew; Westhoff,Richard; Leitz,Christopher, Semiconductor heterostructures and related methods.
  207. Cogan Adrian I. (Waltham MA), Semiconductor integrated circuit structure with insulative partitions.
  208. Kuramata, Akito; Horino, Kazuhiko, Semiconductor laser, semiconductor device, and their manufacture methods.
  209. Tanabe,Tetsuhiro; Nakahara,Ken, Semiconductor light-emitting device and method for manufacturing the same.
  210. Sasaki Kazuaki,JPX ; Yamamoto Osamu,JPX, Semiconductor light-emitting device capable of having good stability in fundamental mode of oscillation, decreasing curr.
  211. Yacobi Ben G. (Natick MA) Zemon Stanley (Brookline MA) Jagannath Chirravuri (Needham MA), Semiconductor structure.
  212. Liu, Chun-Li; Barr, Alexander L.; Grant, John M.; Nguyen, Bich-Yen; Orlowski, Marius K.; Stephens, Tab A.; White, Ted R.; Thomas, Shawn G., Semiconductor structure with different lattice constant materials and method for forming the same.
  213. Sakaguchi,Kiyofumi; Sato,Nobuhiko, Semiconductor substrate, semiconductor device, and method of manufacturing the same.
  214. Yeo, Yee-Chia; Chen, How-Yu; Huang, Chien-Chao; Lee, Wen-Chin; Yang, Fu-Liang; Hu, Chenming, Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors.
  215. Currie, Matthew T.; Lochtefeld, Anthony J., Shallow trench isolation process.
  216. Schmitz Jurriaan,NLX ; Woerlee Pierre H.,NLX, Si-Ge CMOS semiconductor device.
  217. Berger, Paul R.; Thompson, Phillip E.; Lake, Roger; Hobart, Karl; Rommel, Sean L., Si-based resonant interband tunneling diodes and method of making interband tunneling diodes.
  218. Kapoor Ashok K. (Palo Alto CA) Ciacchella J. Frank (Sunnyvale CA), Sidewall contact bipolar transistor with controlled lateral spread of selectively grown epitaxial layer.
  219. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G., Silicon device on Si:C-OI and SGOI and method of manufacture.
  220. Williams, Jr.,George Melville, Silicon-on-insulator active pixel sensors.
  221. Doyle Brian, Silicon-on-insulator devices and method for producing the same.
  222. Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo- and lateral epitaxial overgrowth of Group III-nitride epitaxial layers with Group III-nitride buffer layer and resulting structures.
  223. Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
  224. Hosomi, Shigeyuki; Hisamatsu, Tadashi, Solar cell with bypass function and multi-junction stacked type solar cell with bypass function, and method for manufacturing these devices.
  225. Barnett Allen M. (Newark DE) Zolper John C. (Glen Rock NJ), Solution growth of lattice mismatched and solubility mismatched heterostructures.
  226. Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhi Yuan; Fiorenza, James, Solutions for integrated circuit integration of alternative active area materials.
  227. Ricci, Donald R., Stent delivery system and method of use.
  228. Clark, William F.; Fried, David M.; Lanzerotti, Louis D.; Nowak, Edward J., Strained Fin FETs structure and method.
  229. Ge, Chung-Hu; Wang, Chao-Hsuing; Huang, Chien-Chao; Lee, Wen-Chin; Hu, Chenming, Strained channel on insulator device.
  230. Clark, William F.; Fried, David M.; Lanzerotti, Louis D.; Nowak, Edward J., Strained fin FETs structure and method.
  231. Chidambarrao,Dureseti; Dokumaci,Omer H.; Gluschenkov,Oleg G., Strained finFETs and method of manufacture.
  232. Chan,Kevin K.; Ieong,Meikei; Reznicek,Alexander; Sadana,Devendra K.; Shi,Leathen; Yang,Min, Strained silicon CMOS on hybrid crystal orientations.
  233. Lee,Jong Jan; Hsu,Sheng Teng; Tweet,Douglas J.; Maa,Jer Shen, Strained silicon finFET device.
  234. Ge, Chung-Hu; Lee, Wen-Chin; Hu, Chenming, Strained silicon structure.
  235. Yeo, Yee-Chia; Yang, Fu-Liang; Hu, Chenming, Strained-channel multiple-gate transistor.
  236. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  237. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures with elevated source/drain regions.
  238. Langdo,Thomas A.; Currie,Matthew T.; Braithwaite,Glyn; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator finFET device structures.
  239. Zhu,Huilong; Doris,Bruce B., Structure and method for manufacturing strained FINFET.
  240. Belyansky, Michael P.; Chidambarrao, Dureseti; Dokumaci, Omer H.; Doris, Bruce B.; Gluschenkov, Oleg, Structure and method to improve channel mobility by gate electrode stress modification.
  241. Zhu,Hiulong; Bedell,Steven W.; Doris,Bruce B.; Zhang,Ying, Structures and methods for making strained MOSFETs.
  242. Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
  243. Hu, Chenming; Yeo, Yee-Chia, Suppression of MOSFET gate leakage current.
  244. Freundlich Alexandre (Houston TX) Vilela Mauro F. (Houston TX) Bensaoula Abdelhak (Houston TX) Ignatiev Alex (Houston TX), Tandem solar cell with improved tunnel junction.
  245. Enquist,Paul M., Three dimensional device integration method and integrated device.
  246. Lochtefeld, Anthony J., Tri-gate field-effect transistors formed by aspect ratio trapping.
  247. Chau,Robert; Datta,Suman; Doyle,Brian S; Jin,Been Yih, Tri-gate transistors and methods to fabricate same.
  248. Liao, Wen-Shiang; Shiau, Wei-Tsun, Triple gate device having strained-silicon channel.
  249. Winningham, Thomas Andrew; Douglas, Kenneth, Tunable nanomasks for pattern transfer and nanocluster array formation.
  250. Sidorin, Yakov; K?rkk?innen, Ari H, Tunable optical source.
  251. Baba Toshio (Tokyo JPX), Tunnel transistor comprising a semiconductor film between gate and source/drain.
  252. Ouyang,Qiqing Christine; Chu,Jack Oon, Ultra scalable high speed heterojunction vertical n-channel MISFETs and methods thereof.
  253. Ieong,Meikei; Yang,Min, Ultra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientations.
  254. Bedell,Stephen W.; Domenicucci,Anthony G.; Fogel,Keith E.; Leobandung,Effendi; Sadana,Devendra K., Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer.
  255. Mathew, Leo; Sadd, Michael, Vertical MOSFET with asymmetric gate structure.
  256. Hisamoto, Dai; Katayama, Kozo, Vertical semiconductor device with tunnel insulator in current path controlled by gate electrode.

이 특허를 인용한 특허 (1)

  1. Masuyama, Ryuji; Yoneda, Yoshihiro; Yagi, Hideki; Konishi, Naoko, Method for manufacturing waveguide-type semiconductor device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트